{"id":"https://openalex.org/W2168163534","doi":"https://doi.org/10.1109/asap.2007.4429955","title":"Windowed FIFOs for FPGA-based Multiprocessor Systems","display_name":"Windowed FIFOs for FPGA-based Multiprocessor Systems","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2168163534","doi":"https://doi.org/10.1109/asap.2007.4429955","mag":"2168163534"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2007.4429955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4429955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100768452","display_name":"Kai Huang","orcid":"https://orcid.org/0000-0003-0359-7810"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Kai Huang","raw_affiliation_strings":["Swiss Federal Institute of Technology Zurich, Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology Zurich, Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091187850","display_name":"David Gr\u00fcnert","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Grunert","raw_affiliation_strings":["Swiss Federal Institute of Technology Zurich, Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology Zurich, Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060999697","display_name":"Lothar Thiele","orcid":"https://orcid.org/0000-0001-6139-868X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lothar Thiele","raw_affiliation_strings":["Swiss Federal Institute of Technology Zurich, Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology Zurich, Computer Engineering and Networks Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100768452"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":2.2166,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.88487921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"3817","issue":null,"first_page":"36","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8338109254837036},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.8092080950737},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6964058876037598},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6735669374465942},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.648445725440979},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5197853446006775},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5161798596382141},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.49448609352111816},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4897453784942627},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4611767530441284},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4385228753089905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4301924705505371},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.4103214740753174},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31608760356903076},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23809108138084412},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16283541917800903},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15325972437858582}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8338109254837036},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.8092080950737},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6964058876037598},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6735669374465942},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.648445725440979},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5197853446006775},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5161798596382141},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.49448609352111816},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4897453784942627},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4611767530441284},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4385228753089905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4301924705505371},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.4103214740753174},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31608760356903076},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23809108138084412},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16283541917800903},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15325972437858582},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2007.4429955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4429955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1502806252","https://openalex.org/W1597755753","https://openalex.org/W1971903460","https://openalex.org/W1975990410","https://openalex.org/W1985538159","https://openalex.org/W1986805195","https://openalex.org/W2003201042","https://openalex.org/W2037708677","https://openalex.org/W2104532741","https://openalex.org/W2130484824","https://openalex.org/W2131167145","https://openalex.org/W2155117969","https://openalex.org/W2163075631","https://openalex.org/W2168321554","https://openalex.org/W2168452204","https://openalex.org/W2463604212","https://openalex.org/W6635964534","https://openalex.org/W6646603918"],"related_works":["https://openalex.org/W3142610408","https://openalex.org/W1984744919","https://openalex.org/W2132930690","https://openalex.org/W2770599040","https://openalex.org/W1901380330","https://openalex.org/W2075164989","https://openalex.org/W4298431818","https://openalex.org/W2901324294","https://openalex.org/W4248324254","https://openalex.org/W3009812692"],"abstract_inverted_index":{"FPGA-based":[0],"multiprocessor":[1],"systems":[2],"are":[3],"viable":[4],"solutions":[5],"for":[6,28,61,104],"stream-based":[7],"embedded":[8],"applications.":[9],"They":[10],"provide":[11],"a":[12,30,49,76],"software":[13,84],"abstraction":[14,96],"which":[15,101],"enables":[16],"coarse-grained":[17],"parallel":[18],"deployment":[19,31],"on":[20],"an":[21],"FPGA":[22],"chip.":[23],"A":[24],"widely":[25],"used":[26],"model":[27],"such":[29],"is":[32,56,102],"the":[33,59,81,83,87,112,129,132],"class":[34],"of":[35,73,90,97,115,131],"Kahn":[36,116],"process":[37,99,117],"networks":[38],"despite":[39],"their":[40],"limitation":[41],"to":[42,127],"pure":[43],"FIFO":[44,55],"communications.":[45],"In":[46],"this":[47,91],"paper,":[48],"new":[50,65],"mechanism":[51],"denoted":[52],"as":[53],"windowed":[54],"introduced,":[57],"extending":[58],"functionality":[60],"data":[62,74],"transfer.":[63],"The":[64],"concept":[66],"allows":[67],"non-destructive":[68],"read,":[69],"reordering,":[70],"and":[71,86,106],"skipping":[72],"within":[75],"communication":[77],"channel.":[78],"We":[79,93],"present":[80,124],"behavior,":[82],"interface":[85],"hardware":[88],"design":[89],"mechanism.":[92],"introduce":[94],"our":[95],"WFIFO":[98],"network":[100],"suitable":[103],"systematic":[105],"automated":[107],"synthesis":[108],"while":[109],"still":[110],"inheriting":[111],"nice":[113],"property":[114],"networks,":[118],"i.e.":[119],"being":[120],"determinate.":[121],"Also,":[122],"we":[123],"illuminating":[125],"examples":[126],"demonstrate":[128],"practicality":[130],"outlined":[133],"approach.":[134]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}