{"id":"https://openalex.org/W2141723551","doi":"https://doi.org/10.1109/asap.2007.4429954","title":"Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers","display_name":"Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers","publication_year":2007,"publication_date":"2007-07-01","ids":{"openalex":"https://openalex.org/W2141723551","doi":"https://doi.org/10.1109/asap.2007.4429954","mag":"2141723551"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2007.4429954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4429954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112630077","display_name":"Jahyun J. Koo","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jahyun J. Koo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","McGill University , Montreal"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"McGill University , Montreal","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106544067","display_name":"D. Fern\u00e1ndez","orcid":"https://orcid.org/0000-0003-0889-8145"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"David Fernandez","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","McGill University , Montreal"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"McGill University , Montreal","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111503217","display_name":"A Haddad","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ashraf Haddad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","McGill University , Montreal"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"McGill University , Montreal","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091600002","display_name":"Warren J. Gross","orcid":"https://orcid.org/0000-0002-6226-6037"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Warren J. Gross","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","McGill University , Montreal"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"McGill University , Montreal","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112630077"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":1.5833,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84392087,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"30","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8001896142959595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7999353408813477},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7614638805389404},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6515430212020874},{"id":"https://openalex.org/keywords/high-level-programming-language","display_name":"High-level programming language","score":0.5824562311172485},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5823307633399963},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5208492875099182},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5089387893676758},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5004110336303711},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.48952043056488037},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4601282775402069},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4519689381122589},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.3038296699523926},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2653038203716278},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2517630457878113}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8001896142959595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7999353408813477},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7614638805389404},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6515430212020874},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.5824562311172485},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5823307633399963},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5208492875099182},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5089387893676758},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5004110336303711},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.48952043056488037},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4601282775402069},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4519689381122589},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.3038296699523926},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2653038203716278},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2517630457878113}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2007.4429954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2007.4429954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1966909518","https://openalex.org/W1978968210","https://openalex.org/W1981252059","https://openalex.org/W2004137421","https://openalex.org/W2011539969","https://openalex.org/W2020307027","https://openalex.org/W2026466007","https://openalex.org/W2027951755","https://openalex.org/W2036333878","https://openalex.org/W2042530491","https://openalex.org/W2043026524","https://openalex.org/W2049927822","https://openalex.org/W2054355824","https://openalex.org/W2055847018","https://openalex.org/W2092125088","https://openalex.org/W2095051718","https://openalex.org/W2119697285","https://openalex.org/W2120686074","https://openalex.org/W2123343298","https://openalex.org/W2131256178","https://openalex.org/W2134819724","https://openalex.org/W2145577370","https://openalex.org/W2155942156","https://openalex.org/W2158062848","https://openalex.org/W2167220211","https://openalex.org/W2314649741"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2005854230","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2539742022","https://openalex.org/W2063218591","https://openalex.org/W2168113051"],"abstract_inverted_index":{"High-performance":[0],"reconfigurable":[1],"computers":[2],"(HPRCs)":[3],"consisting":[4],"of":[5,28,56,81,94,106,125,129,140],"CPUs":[6],"with":[7,48],"application-specific":[8],"FPGA":[9],"accelerators":[10,87],"traditionally":[11],"use":[12],"a":[13,40,50,54,82,166],"low-level":[14],"hardware-description":[15],"language":[16],"such":[17],"as":[18],"VHDL":[19],"or":[20],"Verilog":[21],"to":[22,43,67,143],"program":[23],"the":[24,79,89,104,127,130,133,141,163],"FP-GAs.":[25],"The":[26,92],"complexity":[27],"hardware":[29,86,136],"design":[30],"methodologies":[31],"for":[32,45,60,122,162,172],"FPGAs":[33,62,145],"requires":[34],"specialist":[35],"engineering":[36],"knowledge":[37],"and":[38,71,103,132,137],"presents":[39,78],"significant":[41],"barrier":[42,70],"entry":[44],"scientific":[46,97],"users":[47],"only":[49],"software":[51],"background.":[52],"Recently,":[53],"number":[55],"High-Level":[57],"Languages":[58],"(HLLs)":[59],"programming":[61],"have":[63],"emerged":[64],"that":[65,119],"aim":[66],"lower":[68],"this":[69],"abstract":[72],"away":[73],"hardware-dependent":[74],"details.":[75],"This":[76],"paper":[77],"results":[80],"study":[83],"on":[84],"implementing":[85],"using":[88],"Mitrion-C":[90],"HLL.":[91],"implementation":[93],"two":[95],"floating-point":[96],"kernels:":[98],"dense":[99],"matrix-vector":[100],"multiplication":[101],"(DMVM)":[102],"computation":[105],"spherical":[107],"boundary":[108],"conditions":[109],"in":[110],"molecular":[111],"dynamics":[112],"(SB)":[113],"are":[114,120],"described.":[115],"We":[116],"describe":[117],"optimizations":[118],"essential":[121],"taking":[123],"advantage":[124],"both":[126],"features":[128],"HLL":[131],"underlying":[134],"HPRC":[135],"libraries.":[138],"Scaling":[139],"algorithms":[142],"multiple":[144],"is":[146],"also":[147],"investigated.":[148],"With":[149],"four":[150],"FPGAs,":[151],"80":[152],"times":[153,168],"speedup":[154,169],"over":[155],"an":[156],"Itanium":[157],"2":[158],"CPU":[159],"was":[160,170],"achieved":[161,171],"DMVM,":[164],"while":[165],"26":[167],"SB.":[173]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}