{"id":"https://openalex.org/W2119979152","doi":"https://doi.org/10.1109/asap.2005.37","title":"Generating Efficient Custom FPGA Soft-Cores for Control-Dominated Applications","display_name":"Generating Efficient Custom FPGA Soft-Cores for Control-Dominated Applications","publication_year":2006,"publication_date":"2006-10-11","ids":{"openalex":"https://openalex.org/W2119979152","doi":"https://doi.org/10.1109/asap.2005.37","mag":"2119979152"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2005.37","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2005.37","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037842293","display_name":"Ludovic L\u2019Hours","orcid":null},"institutions":[{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"L. L'Hours","raw_affiliation_strings":["Universit\u00e9 de Rennes 1, France","IRISA, Univ. de Rennes I, France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Rennes 1, France","institution_ids":["https://openalex.org/I56067802"]},{"raw_affiliation_string":"IRISA, Univ. de Rennes I, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037842293"],"corresponding_institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802"],"apc_list":null,"apc_paid":null,"fwci":1.115,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.78137909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1900","issue":null,"first_page":"127","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7978032231330872},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7946133613586426},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7516680955886841},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6328526735305786},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.6138895750045776},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5705374479293823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5698332190513611},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.5556907057762146},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5389685034751892},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.4585845470428467},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.44181716442108154},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4220730662345886},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4096829295158386},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19423910975456238},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1833801567554474}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7978032231330872},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7946133613586426},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7516680955886841},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6328526735305786},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.6138895750045776},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5705374479293823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5698332190513611},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.5556907057762146},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5389685034751892},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.4585845470428467},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.44181716442108154},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4220730662345886},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4096829295158386},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19423910975456238},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1833801567554474},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2005.37","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2005.37","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W69395926","https://openalex.org/W1516536978","https://openalex.org/W1981305988","https://openalex.org/W2014714034","https://openalex.org/W2020708149","https://openalex.org/W2091923100","https://openalex.org/W2114067856","https://openalex.org/W2118159862","https://openalex.org/W2121156724","https://openalex.org/W2136285318","https://openalex.org/W2143496959","https://openalex.org/W2169406908","https://openalex.org/W4231517789","https://openalex.org/W4236635400","https://openalex.org/W4251325601","https://openalex.org/W6602785810","https://openalex.org/W6677672300"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W2171594157"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,57],"present":[4],"an":[5,28],"automated":[6],"flow":[7,24,69],"geared":[8],"toward":[9],"the":[10],"synthesis":[11],"of":[12,76,100],"application":[13,29],"specific":[14,95],"micro-controllers":[15],"for":[16,55],"FPGAs,":[17],"targeted":[18],"at":[19],"control":[20],"dominated":[21],"applications.":[22],"Our":[23],"takes":[25],"as":[26],"input":[27],"described":[30],"in":[31,98],"C,":[32],"and":[33,79,105],"uses":[34],"profiling":[35],"information":[36],"to":[37,49],"extract":[38],"a":[39,50,59,74],"specialized":[40],"instruction":[41,44],"set.":[42],"This":[43],"set":[45,75],"is":[46],"then":[47],"mapped":[48],"generic":[51],"RISC":[52],"micro-architecture":[53],"model,":[54],"which":[56],"generate":[58],"synthesizable":[60],"VHDL":[61],"description,":[62],"along":[63],"with":[64,92],"its":[65],"associated":[66],"program.":[67],"The":[68],"has":[70],"been":[71],"validated":[72],"on":[73],"representative":[77],"applications":[78],"our":[80,86],"preliminary":[81],"experimental":[82],"results":[83],"show":[84],"that":[85],"generated":[87],"architectures":[88],"are":[89],"very":[90],"competitive":[91],"FPGA":[93],"vendor":[94],"processor":[96],"soft-cores,":[97],"terms":[99],"code":[101],"size,":[102],"resource":[103],"usage":[104],"performance.":[106]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}