{"id":"https://openalex.org/W1667906204","doi":"https://doi.org/10.1109/asap.2003.1212827","title":"Switched memory architectures - moving beyond systolic arrays","display_name":"Switched memory architectures - moving beyond systolic arrays","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W1667906204","doi":"https://doi.org/10.1109/asap.2003.1212827","mag":"1667906204"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2003.1212827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2003.1212827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022822697","display_name":"Ramkumar Lakshminarayanan","orcid":"https://orcid.org/0000-0003-2417-4964"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Lakshminarayanan","raw_affiliation_strings":["Computer Science Department, Colorado State University, USA","Department of Computer Science, Colorado State University, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Colorado State University, USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Department of Computer Science, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047953886","display_name":"Sanjay Rajopadhye","orcid":"https://orcid.org/0000-0002-4246-6066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Rajopadhye","raw_affiliation_strings":["Computer Science Department, Colorado State University, USA","Department of Computer Science, Colorado State University, Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Colorado State University, USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Department of Computer Science, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5022822697"],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.11967722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":null,"first_page":"28","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7142038345336914},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6926099061965942},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6728842258453369},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6588653922080994},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.628591775894165},{"id":"https://openalex.org/keywords/sma*","display_name":"SMA*","score":0.5817959904670715},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.533568799495697},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5326034426689148},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.49838995933532715},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44196605682373047},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43693429231643677},{"id":"https://openalex.org/keywords/polytope-model","display_name":"Polytope model","score":0.42652103304862976},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.19927895069122314},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11779579520225525},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11457625031471252},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1029665470123291}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7142038345336914},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6926099061965942},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6728842258453369},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6588653922080994},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.628591775894165},{"id":"https://openalex.org/C161921814","wikidata":"https://www.wikidata.org/wiki/Q493743","display_name":"SMA*","level":2,"score":0.5817959904670715},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.533568799495697},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5326034426689148},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.49838995933532715},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44196605682373047},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43693429231643677},{"id":"https://openalex.org/C113391598","wikidata":"https://www.wikidata.org/wiki/Q1681391","display_name":"Polytope model","level":3,"score":0.42652103304862976},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.19927895069122314},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11779579520225525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11457625031471252},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1029665470123291},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C145691206","wikidata":"https://www.wikidata.org/wiki/Q747980","display_name":"Polytope","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2003.1212827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2003.1212827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W113399529","https://openalex.org/W770797859","https://openalex.org/W1499156209","https://openalex.org/W1524877046","https://openalex.org/W1542168776","https://openalex.org/W1740537846","https://openalex.org/W1830708738","https://openalex.org/W1974169079","https://openalex.org/W2010196134","https://openalex.org/W2085376012","https://openalex.org/W2090068045","https://openalex.org/W2092988381","https://openalex.org/W2102757390","https://openalex.org/W2107204490","https://openalex.org/W2109876904","https://openalex.org/W2110292316","https://openalex.org/W2140837302","https://openalex.org/W2168496696","https://openalex.org/W2170396156"],"related_works":["https://openalex.org/W2314873487","https://openalex.org/W4205518103","https://openalex.org/W2312921815","https://openalex.org/W2328815629","https://openalex.org/W4379967118","https://openalex.org/W2329782684","https://openalex.org/W2052902989","https://openalex.org/W1970515820","https://openalex.org/W2520028599","https://openalex.org/W3200722379"],"abstract_inverted_index":{"Although":[0],"current":[1],"ASIC,":[2],"FPGA":[3],"and":[4,11,22,59,111],"reconfigurable":[5],"computing":[6],"technologies":[7],"support":[8],"on-chip":[9],"memories":[10],"hardware":[12],"reconfiguration,":[13],"these":[14,40],"features":[15],"are":[16,43,50,107],"not":[17],"exploited":[18],"by":[19,79],"systolic":[20,48],"arrays":[21],"their":[23],"associated":[24],"synthesis":[25],"methods.":[26],"We":[27,73,98],"propose":[28],"a":[29,53,85,114],"new":[30],"architectural":[31],"model":[32],"called":[33],"switched":[34],"memory":[35],"architecture":[36],"(SMA)":[37],"to":[38],"overcome":[39],"limitations.":[41],"SMAS":[42],"(strictly)":[44],"more":[45],"powerful":[46],"than":[47],"arrays,":[49],"suitable":[51,108],"for":[52,109,117],"wide":[54],"range":[55],"of":[56,69,77,103],"target":[57],"technologies,":[58],"can":[60,89],"be":[61,90],"derived":[62],"through":[63],"the":[64,70,75,101],"well":[65],"developed":[66],"design":[67],"methodology":[68],"polyhedral":[71],"model.":[72],"illustrate":[74],"power":[76],"SMAs":[78,110,119],"showing":[80],"how":[81],"any":[82,96],"SARE":[83],"with":[84],"one":[86],"dimensional":[87],"schedule":[88],"implemented":[91],"as":[92],"an":[93],"SMA":[94],"without":[95],"slowdown.":[97],"formally":[99],"characterize":[100],"class":[102],"allocation":[104],"functions":[105],"that":[106],"also":[112],"describe":[113],"systematic":[115],"procedure":[116],"deriving":[118],"from":[120],"SAREs.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}