{"id":"https://openalex.org/W2147379323","doi":"https://doi.org/10.1109/asap.2002.1030732","title":"Implementation of a single chip, pipelined, complex, one-dimensional fast Fourier transform in 0.25 \u03bcm bulk CMOS","display_name":"Implementation of a single chip, pipelined, complex, one-dimensional fast Fourier transform in 0.25 \u03bcm bulk CMOS","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2147379323","doi":"https://doi.org/10.1109/asap.2002.1030732","mag":"2147379323"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2002.1030732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036549215","display_name":"Steve Currie","orcid":null},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]},{"id":"https://openalex.org/I1330342723","display_name":"Mayo Clinic","ror":"https://ror.org/02qp3tb03","country_code":"US","type":"funder","lineage":["https://openalex.org/I1330342723"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.M. Currie","raw_affiliation_strings":["Mayo Foundation, Rochester, MN, USA","[Mayo Found., Rochester, MN, USA]"],"affiliations":[{"raw_affiliation_string":"Mayo Foundation, Rochester, MN, USA","institution_ids":["https://openalex.org/I1330342723"]},{"raw_affiliation_string":"[Mayo Found., Rochester, MN, USA]","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109125360","display_name":"Paul Schumacher","orcid":null},"institutions":[{"id":"https://openalex.org/I1330342723","display_name":"Mayo Clinic","ror":"https://ror.org/02qp3tb03","country_code":"US","type":"funder","lineage":["https://openalex.org/I1330342723"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.R. Schumacher","raw_affiliation_strings":["Mayo Foundation, Rochester, MN, USA","Mayo Clinic Rochester-MN"],"affiliations":[{"raw_affiliation_string":"Mayo Foundation, Rochester, MN, USA","institution_ids":["https://openalex.org/I1330342723"]},{"raw_affiliation_string":"Mayo Clinic Rochester-MN","institution_ids":["https://openalex.org/I1330342723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005717479","display_name":"Barry K. Gilbert","orcid":null},"institutions":[{"id":"https://openalex.org/I1330342723","display_name":"Mayo Clinic","ror":"https://ror.org/02qp3tb03","country_code":"US","type":"funder","lineage":["https://openalex.org/I1330342723"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.K. Gilbert","raw_affiliation_strings":["Mayo Foundation, Rochester, MN, USA","Physiology & Biomedical Engineering"],"affiliations":[{"raw_affiliation_string":"Mayo Foundation, Rochester, MN, USA","institution_ids":["https://openalex.org/I1330342723"]},{"raw_affiliation_string":"Physiology & Biomedical Engineering","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028439610","display_name":"Earl E. Swartzlander","orcid":"https://orcid.org/0000-0002-8699-5277"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.E. Swartzlander","raw_affiliation_strings":["Xilinx, Inc., Rochester, MN, USA","[Xilinx, Inc., Rochester, MN, USA]"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., Rochester, MN, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"[Xilinx, Inc., Rochester, MN, USA]","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002062341","display_name":"B.A. Randall","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.A. Randall","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Texas, Austin, Austin, TX, USA","University of Texas at Austin#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas at Austin#TAB#","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5036549215"],"corresponding_institution_ids":["https://openalex.org/I1330342723","https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.5857,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69751368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"49","issue":null,"first_page":"335","last_page":"343"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7714753150939941},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6686030626296997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6567511558532715},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5973140597343445},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5332782864570618},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5292139649391174},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.45787426829338074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4518144726753235},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.42799875140190125},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4121943712234497},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40609607100486755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3617326021194458},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2168509066104889},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19325292110443115},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17396295070648193}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7714753150939941},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6686030626296997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6567511558532715},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5973140597343445},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5332782864570618},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5292139649391174},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.45787426829338074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4518144726753235},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.42799875140190125},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4121943712234497},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40609607100486755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3617326021194458},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2168509066104889},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19325292110443115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17396295070648193},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2002.1030732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1508907796","https://openalex.org/W1665412273","https://openalex.org/W1983657887","https://openalex.org/W2085887317","https://openalex.org/W2168419221","https://openalex.org/W3143682290","https://openalex.org/W6637246617"],"related_works":["https://openalex.org/W2556282987","https://openalex.org/W1533508804","https://openalex.org/W2050923821","https://openalex.org/W2506885233","https://openalex.org/W1970370079","https://openalex.org/W2055491403","https://openalex.org/W2253488362","https://openalex.org/W2039457179","https://openalex.org/W3127199199","https://openalex.org/W2087375429"],"abstract_inverted_index":{"The":[0,29,46],"Mayo":[1,95],"Foundation":[2],"Special":[3],"Purpose":[4],"Processor":[5],"Development":[6],"Group":[7],"(Mayo)":[8],"has":[9],"developed":[10],"a":[11,53,141],"novel":[12],"fast":[13],"Fourier":[14],"transform":[15,36,104],"(FFT)":[16],"ASIC":[17],"designed":[18],"to":[19],"operate":[20],"on":[21,52],"16-bit":[22,26],"complex":[23],"(16-bit":[24],"real,":[25],"imaginary)":[27],"samples.":[28],"radix-2":[30],"FFT":[31,47,96],"processor":[32,48,97],"performs":[33],"any":[34],"power-of-two-sized":[35],"between":[37],"2-point":[38],"and":[39,78,87,110,122,140],"4096-point,":[40],"as":[41],"selected":[42],"by":[43,57],"the":[44,94,117,126],"user.":[45],"is":[49],"wholly":[50],"contained":[51],"single":[54],"10":[55,58],"mm":[56,59],"die":[60],"implemented":[61],"in":[62],"0.25":[63],"/spl":[64],"mu/m":[65],"bulk":[66],"CMOS":[67],"technology,":[68],"including":[69],"distributed":[70],"register":[71],"banks":[72],"for":[73,82,91,114],"storing":[74,83],"all":[75],"intermediate":[76],"calculations,":[77],"static":[79],"RAM":[80],"(SRAM)":[81],"user":[84,102,107],"programmable":[85,103,108],"sine":[86,109],"cosine":[88,111],"coefficients.":[89],"Designed":[90],"maximum":[92],"flexibility,":[93],"includes":[98],"redundant":[99],"computation":[100,118,134],"modules,":[101],"length;":[105],"individual,":[106],"coefficient-storing":[112],"SRAM":[113],"each":[115,133],"of":[116,128],"modules;":[119],"overflow":[120],"detection":[121],"correction":[123],"circuitry":[124],"(in":[125],"form":[127],"user-selectable":[129],"operand":[130],"scaling":[131],"within":[132],"module),":[135],"5-volt":[136],"tolerant":[137],"3.3-volt":[138],"I/O;":[139],"command":[142],"driven":[143],"interface.":[144]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}