{"id":"https://openalex.org/W2131014123","doi":"https://doi.org/10.1109/asap.2002.1030716","title":"Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip","display_name":"Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2131014123","doi":"https://doi.org/10.1109/asap.2002.1030716","mag":"2131014123"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2002.1030716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110567690","display_name":"Jeffrey Draper","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I2800817003","display_name":"California Southern University","ror":"https://ror.org/058zz0t50","country_code":"US","type":"education","lineage":["https://openalex.org/I2800817003"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Draper","raw_affiliation_strings":["University of Southern California, Information Sciences Institute, USA","University of Southern California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Information Sciences Institute, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I2800817003"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047374903","display_name":"J. Sondeen","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Sondeen","raw_affiliation_strings":["University of Southern California, Information Sciences Institute, USA","University of Southern California / Information Sciences Institute, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Information Sciences Institute, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California / Information Sciences Institute, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020855504","display_name":"Sumit Dharampal Mediratta","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mediratta","raw_affiliation_strings":["University of Southern California, Information Sciences Institute","University of Southern California, Information Sciences Institute#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Information Sciences Institute","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California, Information Sciences Institute#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074962159","display_name":"Ihn Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ihn Kim","raw_affiliation_strings":["University of Southern California, Information Sciences Institute, USA","University of Southern California / Information Sciences Institute, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, Information Sciences Institute, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California / Information Sciences Institute, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.557,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.89914441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8394681215286255},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.597602367401123},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5848286151885986},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5669677257537842},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5262331366539001},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.48424479365348816},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43210482597351074},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4313696622848511},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.38646650314331055}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8394681215286255},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.597602367401123},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5848286151885986},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5669677257537842},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5262331366539001},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.48424479365348816},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43210482597351074},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4313696622848511},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.38646650314331055}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2002.1030716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1525673462","https://openalex.org/W1555915743","https://openalex.org/W1969489929","https://openalex.org/W1999581116","https://openalex.org/W2094332102","https://openalex.org/W2097215759","https://openalex.org/W2100913437","https://openalex.org/W2152654963","https://openalex.org/W2155066383","https://openalex.org/W2164004082","https://openalex.org/W4231633798","https://openalex.org/W4237433798","https://openalex.org/W6631417673"],"related_works":["https://openalex.org/W4383066258","https://openalex.org/W4320058182","https://openalex.org/W1557455719","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W2132643331","https://openalex.org/W2377395201","https://openalex.org/W4391183586"],"abstract_inverted_index":{"The":[0,42,120],"Data-Intensive":[1],"Architecture(DIVA)":[2],"system":[3,25,50],"employs":[4],"Processing-In-Memory(PIM)":[5],"chips":[6,53],"as":[7],"smart-memory":[8],"coprocessors":[9],"to":[10,26,59,108,170],"a":[11,47,93,98],"micorprocessor.":[12],"This":[13,135],"architecture":[14,83],"exploits":[15],"inherent":[16],"memory":[17,171],"bandwidth":[18],"both":[19],"on":[20,115],"chip":[21],"and":[22,37,39,140],"across":[23],"the":[24,70,74,85,138],"target":[27],"several":[28],"classes":[29],"of":[30,56,69,73,81,142],"bandwidth-":[31],"limited":[32],"applications,":[33],"including":[34],"multimedia":[35],"applications":[36],"pointer-based":[38],"sparse-matrix":[40],"computations.":[41],"DIVA":[43],"project":[44],"is":[45,84,100,124,132],"building":[46],"prototype":[48,75],"workstation-class":[49],"using":[51],"PIM":[52,76,94,104],"in":[54,102,146],"place":[55],"standard":[57],"DRAMs":[58],"demonstrate":[60],"these":[61],"concepts.":[62],"We":[63],"have":[64],"recently":[65],"completed":[66],"initial":[67],"testing":[68],"rst":[71],"version":[72],"device.":[77],"A":[78],"key":[79],"component":[80,99],"this":[82,143,155],"scalar":[86,122,144],"processor":[87,118,123,145],"that":[88,131,158],"coordinates":[89],"all":[90],"activ-ity":[91],"within":[92],"node.":[95],"Since":[96],"such":[97],"present":[101],"each":[103],"node,we":[105],"exploit":[106],"parallelism":[107],"achieve":[109],"significant":[110],"speedups":[111],"rather":[112],"than":[113],"relying":[114],"costly,":[116],"high-performance":[117],"design.":[119],"resulting":[121],"then":[125],"an":[126],"in-order":[127],"32-bit":[128],"RISC":[129],"microcontroller":[130],"extremely":[133],"area-efficient.":[134],"paper":[136,156],"details":[137],"design":[139],"implementation":[141],"TSMC":[147],"0.18cm":[148],"technology.":[149],"In":[150],"conjunction":[151],"with":[152,164],"other":[153],"publications,":[154],"demonstrates":[157],"impressive":[159],"gains":[160],"can":[161],"be":[162],"achieved":[163],"very":[165],"little":[166],"\"smart\"":[167],"logic":[168],"added":[169],"devices.":[172]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}