{"id":"https://openalex.org/W2158807473","doi":"https://doi.org/10.1109/asap.2002.1030715","title":"A mathematical model of trace cache","display_name":"A mathematical model of trace cache","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2158807473","doi":"https://doi.org/10.1109/asap.2002.1030715","mag":"2158807473"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2002.1030715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053146999","display_name":"A. Hossain","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I48697060","display_name":"SRC","ror":"https://ror.org/00tt53p64","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I48697060"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Hossain","raw_affiliation_strings":["Nanova Corporation, Syracuse University, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanova Corporation, Syracuse University, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I48697060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017684071","display_name":"D.J. Pease","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I48697060","display_name":"SRC","ror":"https://ror.org/00tt53p64","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I48697060"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.J. Pease","raw_affiliation_strings":["Nanova Corporation, Syracuse University, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanova Corporation, Syracuse University, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I48697060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103417989","display_name":"James S. Burns","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I48697060","display_name":"SRC","ror":"https://ror.org/00tt53p64","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I48697060"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.S. Burns","raw_affiliation_strings":["Nanova Corporation, Syracuse University, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanova Corporation, Syracuse University, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I48697060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069465707","display_name":"Nusrat Parveen","orcid":"https://orcid.org/0000-0002-4935-4956"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I48697060","display_name":"SRC","ror":"https://ror.org/00tt53p64","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I48697060"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Parveen","raw_affiliation_strings":["Nanova Corporation, Syracuse University, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanova Corporation, Syracuse University, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I48697060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.24967591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fetch","display_name":"Fetch","score":0.9171704053878784},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8314929008483887},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8067545294761658},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.734089732170105},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6855680346488953},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.6802132725715637},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6147615313529968},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5832422971725464},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5348362922668457},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.49115726351737976},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46311700344085693},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.46245670318603516},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4511590898036957},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4219732880592346},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4178304672241211},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3719186782836914},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21415823698043823}],"concepts":[{"id":"https://openalex.org/C131918245","wikidata":"https://www.wikidata.org/wiki/Q1409090","display_name":"Fetch","level":2,"score":0.9171704053878784},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8314929008483887},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8067545294761658},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.734089732170105},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6855680346488953},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.6802132725715637},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6147615313529968},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5832422971725464},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5348362922668457},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.49115726351737976},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46311700344085693},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.46245670318603516},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4511590898036957},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4219732880592346},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4178304672241211},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3719186782836914},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21415823698043823},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111368507","wikidata":"https://www.wikidata.org/wiki/Q43518","display_name":"Oceanography","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2002.1030715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1591935370","https://openalex.org/W2032094184","https://openalex.org/W2118532220","https://openalex.org/W2127609451","https://openalex.org/W2144844919","https://openalex.org/W2162777718","https://openalex.org/W2172173064","https://openalex.org/W4243639310","https://openalex.org/W6635300819"],"related_works":["https://openalex.org/W2113901785","https://openalex.org/W4251804317","https://openalex.org/W124901208","https://openalex.org/W2105624097","https://openalex.org/W1538969934","https://openalex.org/W2128306572","https://openalex.org/W2737452434","https://openalex.org/W2017499794","https://openalex.org/W4254603964","https://openalex.org/W2172173064"],"abstract_inverted_index":{"Wide-issue":[0],"superscalar":[1],"processors":[2],"have":[3],"capabilities":[4],"to":[5,99],"execute":[6],"several":[7,88],"basic":[8],"blocks":[9],"in":[10,37,103,141],"a":[11,57,71,142],"cycle.":[12],"A":[13],"regular":[14],"instruction":[15,52,67,82,117],"cache":[16,73,81,105],"fetch":[17,26,33,68,83,118,131],"mechanism":[18,34],"is":[19,47,75,139],"not":[20],"capable":[21],"of":[22,31,40,44,50,66,70,111],"supporting":[23],"this":[24,61],"high":[25],"throughput":[27],"requirement.":[28],"Several":[29],"improvements":[30,46],"the":[32,41,48,109,112,122,129],"are":[35,85,91,114,157],"currently":[36],"use.":[38],"One":[39],"most":[42],"successful":[43],"these":[45],"addition":[49],"an":[51,63],"memory":[53],"structure":[54],"known":[55],"as":[56],"trace":[58,72,80,104],"cache.":[59],"In":[60],"paper":[62],"analytical":[64,89],"model":[65,95,113,123,138],"performance":[69,101],"microarchitecture":[74],"presented.":[76,92,115,159],"Parameters,":[77],"which":[78],"affect":[79],"performance,":[84,153],"explored":[86],"and":[87],"expressions":[90],"The":[93,116,137],"presented":[94],"can":[96],"be":[97],"used":[98],"understand":[100],"tradeoffs":[102],"design.":[106],"Results":[107],"from":[108,128,155],"validation":[110],"rates":[119,132],"predicted":[120],"by":[121,125],"differ":[124],"seven":[126],"percent":[127],"simulated":[130],"for":[133],"SPEC2000":[134],"benchmark":[135],"programs.":[136],"implemented":[140],"computer":[143],"program":[144],"named":[145],"Tulip.":[146],"To":[147],"show":[148],"how":[149],"different":[150],"parameters":[151],"influence":[152],"results":[154],"Tulip":[156],"also":[158]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}