{"id":"https://openalex.org/W2138687154","doi":"https://doi.org/10.1109/asap.2002.1030713","title":"Predictable instruction caching for media processors","display_name":"Predictable instruction caching for media processors","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2138687154","doi":"https://doi.org/10.1109/asap.2002.1030713","mag":"2138687154"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2002.1030713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113609317","display_name":"Jeff Irwin","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. Irwin","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science, Bristol University UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science, Bristol University UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103561248","display_name":"M.D. May","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M.D. May","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science, Bristol University UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science, Bristol University UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109868537","display_name":"Henk Muller","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"H.L. Muller","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science, Bristol University UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science, Bristol University UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082511819","display_name":"Daniel Page","orcid":"https://orcid.org/0000-0002-6366-7641"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. Page","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science, Bristol University UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science, Bristol University UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":1.1623,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.77988074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9137178063392639},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.785546600818634},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6622331142425537},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5806093811988831},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5478956699371338},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4892689883708954},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.48114311695098877},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4800099730491638},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46801742911338806},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.45968860387802124},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4532824158668518},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33023640513420105},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3055277466773987},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15613090991973877}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9137178063392639},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.785546600818634},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6622331142425537},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5806093811988831},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5478956699371338},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4892689883708954},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.48114311695098877},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4800099730491638},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46801742911338806},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.45968860387802124},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4532824158668518},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33023640513420105},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3055277466773987},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15613090991973877},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2002.1030713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/68a18b97-958e-406c-a27d-5ebc66ccb19f","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/68a18b97-958e-406c-a27d-5ebc66ccb19f","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Irwin, J P J, Page, D, May, D & Muller, H L 2002, Predictable instruction caching for media processors. in Application-specific Systems, Architectures and Processors - ASAP 2002. Institute of Electrical and Electronics Engineers (IEEE), pp. 141 - 150.","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W61256055","https://openalex.org/W1997649574","https://openalex.org/W2078637295","https://openalex.org/W2098933180","https://openalex.org/W2101134669","https://openalex.org/W2102604868","https://openalex.org/W2114491263","https://openalex.org/W2116672403","https://openalex.org/W2117285153","https://openalex.org/W2131702734","https://openalex.org/W2146448836","https://openalex.org/W2155019790","https://openalex.org/W2167572971","https://openalex.org/W2914692638","https://openalex.org/W4231730792","https://openalex.org/W4231884267","https://openalex.org/W4232419160","https://openalex.org/W4238089251","https://openalex.org/W4248045917","https://openalex.org/W4254661310","https://openalex.org/W6602553095","https://openalex.org/W6649771571","https://openalex.org/W6679308685","https://openalex.org/W6681476407","https://openalex.org/W6759002143"],"related_works":["https://openalex.org/W2363769136","https://openalex.org/W2114386333","https://openalex.org/W2734782074","https://openalex.org/W2133489088","https://openalex.org/W2031173804","https://openalex.org/W3085471909","https://openalex.org/W4307138321","https://openalex.org/W2098406302","https://openalex.org/W2148571123","https://openalex.org/W2109715593"],"abstract_inverted_index":{"The":[0],"determinism":[1],"of":[2,21,33,63,78,87,106],"instruction":[3],"cache":[4,29,83,111],"performance":[5,62],"can":[6,112],"be":[7,113],"considered":[8],"a":[9,67],"major":[10],"problem":[11],"in":[12,70],"multimedia":[13],"devices":[14],"which":[15],"hope":[16],"to":[17,42,54,84,103,115],"maximise":[18],"their":[19],"quality":[20],"service.":[22],"If":[23],"instructions":[24,47],"are":[25],"evicted":[26],"from":[27,91],"the":[28,35,46,61,64,76,88,104,116,123],"by":[30],"competing":[31],"blocks":[32],"code,":[34],"running":[36],"application":[37,89,117],"will":[38,59],"take":[39],"significantly":[40],"longer":[41],"execute":[43],"than":[44,121],"if":[45],"were":[48],"present.":[49],"Since":[50],"it":[51],"is":[52,72],"difficult":[53],"predict":[55],"when":[56],"this":[57,110],"interference":[58],"occur":[60],"algorithm":[65],"at":[66],"given":[68],"point":[69],"time":[71],"unclear":[73],"We":[74],"propose":[75],"use":[77],"an":[79],"automatically":[80],"configured":[81],"partitioned":[82],"protect":[85],"regions":[86],"code":[90],"each":[92],"other":[93],"and":[94],"hence":[95],"minimise":[96],"interference.":[97],"As":[98],"well":[99],"as":[100],"being":[101,118],"specialised":[102,114],"purpose":[105],"providing":[107],"predictable":[108],"performance,":[109],"run,":[119],"rather":[120],"for":[122],"average":[124],"case,":[125],"using":[126],"simple":[127],"compiler":[128],"algorithms.":[129]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}