{"id":"https://openalex.org/W2159907360","doi":"https://doi.org/10.1109/asap.2002.1030703","title":"A component architecture for FPGA-based, DSP system design","display_name":"A component architecture for FPGA-based, DSP system design","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2159907360","doi":"https://doi.org/10.1109/asap.2002.1030703","mag":"2159907360"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2002.1030703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111647910","display_name":"Gary Spivey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100406","display_name":"Rincon Research (United States)","ror":"https://ror.org/00mmqn314","country_code":"US","type":"company","lineage":["https://openalex.org/I4210100406"]},{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Spivey","raw_affiliation_strings":["ECE Department, University of Maryland, USA","Rincon Research Corporation, Tucson, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Maryland, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Rincon Research Corporation, Tucson, AZ, USA","institution_ids":["https://openalex.org/I4210100406"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038036261","display_name":"Shuvra S. Bhattacharyya","orcid":"https://orcid.org/0000-0001-7719-1106"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S.S. Bhattacharyya","raw_affiliation_strings":["ECE Department, University of Maryland, UMIACS, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Maryland, UMIACS, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103089411","display_name":"K. Nakajima","orcid":"https://orcid.org/0009-0009-1999-3173"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]},{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]},{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"K. Nakajima","raw_affiliation_strings":["ECE Department, University of Maryland, USA","Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","NTT Communication Science Laboratories, Kyoto, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Maryland, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"NTT Communication Science Laboratories, Kyoto, Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"41","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.6961742043495178},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6933088898658752},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6732974052429199},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6683982610702515},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6536535024642944},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48538005352020264},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47850123047828674},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45643627643585205},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4429207444190979},{"id":"https://openalex.org/keywords/component-based-software-engineering","display_name":"Component-based software engineering","score":0.42118048667907715},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4149004817008972},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.4132674038410187},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3496374785900116},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.26290449500083923},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.2579638361930847},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24613037705421448},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.14912599325180054},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13111799955368042}],"concepts":[{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.6961742043495178},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6933088898658752},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6732974052429199},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6683982610702515},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6536535024642944},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48538005352020264},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47850123047828674},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45643627643585205},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4429207444190979},{"id":"https://openalex.org/C174683762","wikidata":"https://www.wikidata.org/wiki/Q609588","display_name":"Component-based software engineering","level":4,"score":0.42118048667907715},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4149004817008972},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.4132674038410187},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3496374785900116},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.26290449500083923},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.2579638361930847},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24613037705421448},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.14912599325180054},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13111799955368042},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asap.2002.1030703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.14.6725","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.14.6725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umd.edu/DSPCAD/papers/spiv2002x3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W27408849","https://openalex.org/W117978816","https://openalex.org/W1496267491","https://openalex.org/W1515109292","https://openalex.org/W1529130237","https://openalex.org/W1760784370","https://openalex.org/W2033872646","https://openalex.org/W2138612658","https://openalex.org/W2155256384","https://openalex.org/W2158583421","https://openalex.org/W2503657378","https://openalex.org/W6604817585","https://openalex.org/W6629762304","https://openalex.org/W6638220630"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2368999519","https://openalex.org/W257908047","https://openalex.org/W2135742293","https://openalex.org/W2392541776","https://openalex.org/W2366631532"],"abstract_inverted_index":{"Introducing":[0],"FPGA":[1,73],"components":[2,65],"into":[3,84],"DSP":[4,57],"system":[5,13,58],"implementations":[6],"creates":[7],"an":[8,40,55],"assortment":[9],"of":[10,21,29,43,71,87,101,109],"challenges":[11,24],"across":[12],"architecture":[14,38,97],"and":[15,39,66,82,98,105],"logic":[16],"design.":[17],"Recognizing":[18],"that":[19,113],"some":[20],"the":[22,27,30,48,52,95,102,119],"greatest":[23],"occur":[25],"in":[26],"integration":[28,99],"various":[31],"components,":[32],"we":[33,114],"have":[34,115],"developed":[35],"a":[36,69,85,107],"component":[37,96],"associated":[41],"set":[42],"software":[44,89],"tools,":[45],"collectively":[46],"called":[47],"Logic":[49,53,103,120],"Foundry.":[50,121],"Using":[51],"Foundry,":[54,104],"FPGA-based":[56],"can":[59,78],"be":[60,80],"easily":[61],"constructed":[62],"from":[63],"pre-built":[64],"implemented":[67],"on":[68],"variety":[70,86],"back-end":[72],"platforms.":[74],"The":[75],"resulting":[76],"implementation":[77],"then":[79],"encapsulated":[81],"integrated":[83],"front-end":[88],"application":[90,110],"environments.":[91],"This":[92],"paper":[93],"develops":[94],"capabilities":[100],"examines":[106],"number":[108],"case":[111],"studies":[112],"experimented":[116],"with":[117],"using":[118]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}