{"id":"https://openalex.org/W1932184033","doi":"https://doi.org/10.1109/asap.2002.1030702","title":"Model-based exploration of the design space for heterogeneous systems on chip","display_name":"Model-based exploration of the design space for heterogeneous systems on chip","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1932184033","doi":"https://doi.org/10.1109/asap.2002.1030702","mag":"1932184033"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2002.1030702","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016532646","display_name":"Holger Blume","orcid":"https://orcid.org/0000-0002-0640-6875"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Blume","raw_affiliation_strings":["Electrical Engineering and Computer Systems, Institute of Technology RWTH Aachen, Aachen, Germany","Inst. of Technol., RWTH Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Systems, Institute of Technology RWTH Aachen, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. of Technol., RWTH Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041089420","display_name":"Heiko H\u00fcbert","orcid":"https://orcid.org/0009-0005-5230-6559"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Hubert","raw_affiliation_strings":["Electrical Engineering and Computer Systems, Institute of Technology RWTH Aachen, Aachen, Germany","Inst. of Technol., RWTH Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Systems, Institute of Technology RWTH Aachen, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. of Technol., RWTH Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074320653","display_name":"H.T. Feldkamper","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.T. Feldkamper","raw_affiliation_strings":["Electrical Engineering and Computer Systems, Institute of Technology RWTH Aachen, Aachen, Germany","Inst. of Technol., RWTH Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Systems, Institute of Technology RWTH Aachen, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. of Technol., RWTH Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011494227","display_name":"Thomas Noll","orcid":"https://orcid.org/0000-0002-1865-1798"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T.G. Noll","raw_affiliation_strings":["Electrical Engineering and Computer Systems, Institute of Technology RWTH Aachen, Aachen, Germany","Inst. of Technol., RWTH Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Systems, Institute of Technology RWTH Aachen, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"Inst. of Technol., RWTH Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":3.7193,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.93505315,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6897069811820984},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5878222584724426},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5437716841697693},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.4835212230682373},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4735602140426636},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46163034439086914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38941478729248047},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10973256826400757},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08679458498954773}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6897069811820984},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5878222584724426},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5437716841697693},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.4835212230682373},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4735602140426636},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46163034439086914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38941478729248047},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10973256826400757},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08679458498954773}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/asap.2002.1030702","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2002.1030702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.83.722","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.83.722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.rwth-aachen.de/Forschung/papers/paper_archiv/Blume_ASAP_2002.PDF","raw_type":"text"},{"id":"pmh:oai:publications.rwth-aachen.de:117609","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/117609","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings / The IEEE International Conference on Application-Specific Systems, Architectures and Processors : 17 - 19 July 2002, San Jose, California / sponsored by the IEEE Computer Society Technical Committee on VLSI. Ed.: Michael Schulte ...<br/>IEEE International Conference on Application-Specific Systems, Architectures and Processors, San Jose, CA, USA, 2002-07-17 - 2002-07-19","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:publications.rwth-aachen.de:154772","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/record/154772","pdf_url":null,"source":{"id":"https://openalex.org/S4306401362","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology 40(1), 19-34 (2005). doi:10.1007/s11265-005-4936-4 special issue: \"[13th IEEE International Conference on Applications-Specific Systems, Architectures and Processors : San Jose, Calif., Jul 14-19, 2002]\"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1486091756","https://openalex.org/W1527842632","https://openalex.org/W1594863348","https://openalex.org/W1651131057","https://openalex.org/W1885706698","https://openalex.org/W1919216674","https://openalex.org/W1975695571","https://openalex.org/W1989435461","https://openalex.org/W2030922743","https://openalex.org/W2054657305","https://openalex.org/W2083168557","https://openalex.org/W2099611672","https://openalex.org/W2117917202","https://openalex.org/W2120771707","https://openalex.org/W2121903852","https://openalex.org/W2123091167","https://openalex.org/W2140616506","https://openalex.org/W2141981121","https://openalex.org/W2143747350","https://openalex.org/W2151415616","https://openalex.org/W2157024459","https://openalex.org/W2307628763","https://openalex.org/W4249497434","https://openalex.org/W6631618344","https://openalex.org/W6635669336","https://openalex.org/W6680708077"],"related_works":["https://openalex.org/W2111062328","https://openalex.org/W2036806516","https://openalex.org/W2108386578","https://openalex.org/W2129678152","https://openalex.org/W2065289416","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2502691491","https://openalex.org/W2392009442","https://openalex.org/W1979259943"],"abstract_inverted_index":{"The":[0],"exploration":[1,94,113,160],"of":[2,24,47,64,71,85,111,116,137],"the":[3,40,48,62,97,109,157],"design":[4,41,49,98,158],"space":[5,42,159],"for":[6,58,90,100,134,153,156],"heterogeneous":[7,101],"reconfigurable":[8],"systems":[9],"on":[10,121],"chip":[11],"(SoC)":[12],"becomes":[13],"more":[14,16],"and":[15,80],"important.":[17],"As":[18],"modern":[19],"SoCs":[20,102],"include":[21],"a":[22,91,135,151],"variety":[23,136],"different":[25],"architecture":[26],"blocks,":[27],"ensuring":[28],"flexibility":[29],"as":[30,32,150],"well":[31],"highest":[33],"performance,":[34],"it":[35],"is":[36,67,103],"mandatory":[37],"to":[38,53,68,107],"prune":[39],"in":[43,51,142],"an":[44],"early":[45],"stage":[46],"process":[50],"order":[52,106],"achieve":[54],"short":[55],"innovation":[56],"cycles":[57],"new":[59],"products.":[60],"Therefore,":[61],"goal":[63],"this":[65,112],"work":[66],"provide":[69],"estimations":[70],"implementation":[72,147],"specific":[73],"parameters":[74,131,148],"like":[75,124],"throughput":[76],"rate,":[77],"power":[78],"dissipation":[79],"silicon":[81],"area":[82],"by":[83],"means":[84],"cost":[86],"functions.":[87],"A":[88],"concept":[89],"model":[92],"based":[93],"strategy":[95],"supporting":[96],"flow":[99],"presented.":[104],"In":[105],"prove":[108],"feasibility":[110],"strategy,":[114],"first":[115],"all":[117],"operations":[118,139],"were":[119],"implemented":[120],"discrete":[122],"components":[123],"DSPs,":[125],"FPGAs":[126],"or":[127],"dedicated":[128],"ASICs.":[129],"Implementation":[130],"are":[132],"provided":[133],"basic":[138],"frequently":[140],"required":[141],"digital":[143],"signal":[144],"processing.":[145],"These":[146],"serve":[149],"basis":[152],"deriving":[154],"models":[155],"concept.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}