{"id":"https://openalex.org/W1950476279","doi":"https://doi.org/10.1109/arith.2003.1207689","title":"Design of power efficient VLSI arithmetic: speed and power trade-offs","display_name":"Design of power efficient VLSI arithmetic: speed and power trade-offs","publication_year":2004,"publication_date":"2004-03-02","ids":{"openalex":"https://openalex.org/W1950476279","doi":"https://doi.org/10.1109/arith.2003.1207689","mag":"1950476279"},"language":"en","primary_location":{"id":"doi:10.1109/arith.2003.1207689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.2003.1207689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010898738","display_name":"Vojin G. Oklobdzija","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V.G. Oklobdzija","raw_affiliation_strings":["Intel Advanced Microprocessor Research Laboratories, University of California, USA","California Univ., CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Advanced Microprocessor Research Laboratories, University of California, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"California Univ., CA, USA","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Intel Advanced Microprocessor Research Laboratories, University of California, USA","[Intel Advanced Microprocessor Research Laboratories, University of California, USA]"],"affiliations":[{"raw_affiliation_string":"Intel Advanced Microprocessor Research Laboratories, University of California, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Advanced Microprocessor Research Laboratories, University of California, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010898738"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I2803209242"],"apc_list":null,"apc_paid":null,"fwci":0.3292,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60418466,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"280","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.896393895149231},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6731736063957214},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6715128421783447},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5325547456741333},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.46084094047546387},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.42289677262306213},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.422254741191864},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4180243909358978},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41468656063079834},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36042001843452454},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3390215039253235},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33542123436927795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24144291877746582},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1973566710948944},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16715270280838013},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1585501730442047},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15666037797927856}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.896393895149231},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6731736063957214},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6715128421783447},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5325547456741333},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.46084094047546387},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.42289677262306213},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.422254741191864},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4180243909358978},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41468656063079834},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36042001843452454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3390215039253235},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33542123436927795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24144291877746582},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1973566710948944},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16715270280838013},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1585501730442047},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15666037797927856},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/arith.2003.1207689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.2003.1207689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3011443213","https://openalex.org/W298517545","https://openalex.org/W4312291060","https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W127342102","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W3157359390","https://openalex.org/W2998315020"],"abstract_inverted_index":{"We":[0,93],"talk":[1],"about":[2],"issues":[3],"related":[4],"to":[5,56],"performance":[6,65,73],"of":[7,15,28,32,48,76,97,116],"arithmetic":[8],"algorithms":[9,17],"when":[10],"implemented":[11],"in":[12,18,35],"silicon.":[13],"Most":[14],"the":[16,30,36,46,58,72,85,89,95,113],"use":[19],"today":[20],"are":[21],"based":[22,101],"on":[23,102],"old":[24],"and":[25,42,74,106],"antiquated":[26],"methods":[27],"counting":[29],"number":[31],"logic":[33],"gates":[34],"critical":[37],"path.":[38],"This":[39],"produces":[40],"inaccurate":[41],"misleading":[43],"results.":[44],"In":[45],"course":[47],"VLSI":[49,99,119],"processor":[50],"design":[51,90],"it":[52],"is":[53,91],"very":[54],"important":[55],"choose":[57],"circuit":[59],"topology":[60,79],"that":[61],"would":[62],"yield":[63],"desired":[64],"for":[66,111],"a":[67,77],"given":[68],"power":[69,75],"budget.":[70],"However,":[71],"chosen":[78],"will":[80],"be":[81],"known":[82],"only":[83],"after":[84,88],"fact,":[86],"i.e.":[87],"finished.":[92],"motivate":[94],"concept":[96],"comparing":[98],"structures":[100],"their":[103],"energy-delay":[104,114],"trade-offs":[105],"we":[107],"discuss":[108],"techniques":[109],"used":[110],"estimating":[112],"space":[115],"various":[117],"high-performance":[118],"topologies.":[120]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}