{"id":"https://openalex.org/W2013802861","doi":"https://doi.org/10.1109/arith.1987.6158712","title":"Fault-tolerant systolic arrays: An approach based upon residue arithmetic","display_name":"Fault-tolerant systolic arrays: An approach based upon residue arithmetic","publication_year":1987,"publication_date":"1987-05-01","ids":{"openalex":"https://openalex.org/W2013802861","doi":"https://doi.org/10.1109/arith.1987.6158712","mag":"2013802861"},"language":"en","primary_location":{"id":"doi:10.1109/arith.1987.6158712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.1987.6158712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1987 IEEE 8th Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009147954","display_name":"Vincenzo Piuri","orcid":"https://orcid.org/0000-0003-3178-8198"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Vincenzo Piuri","raw_affiliation_strings":["Department of E Lectronics, PoLitecnico di MiLano, MiLano, Italy","Department of Electronics, Politecnico di MiLano, Piazza L. da Vinci 32, 120133, Italy"],"affiliations":[{"raw_affiliation_string":"Department of E Lectronics, PoLitecnico di MiLano, MiLano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Department of Electronics, Politecnico di MiLano, Piazza L. da Vinci 32, 120133, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5009147954"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.9193,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.86624023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"230","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7791028022766113},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7605677843093872},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.6820021271705627},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6788018345832825},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.60069739818573},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5642344951629639},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5471245050430298},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5386438369750977},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5098528265953064},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4787113666534424},{"id":"https://openalex.org/keywords/arithmetic-coding","display_name":"Arithmetic coding","score":0.4773416817188263},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4489993155002594},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4281696677207947},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.423946350812912},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3511815667152405},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3394990563392639},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3351548910140991},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3242700695991516},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32260873913764954},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3091265559196472},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.14747288823127747},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14020663499832153},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13996043801307678},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.11299589276313782},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.11050376296043396},{"id":"https://openalex.org/keywords/context-adaptive-binary-arithmetic-coding","display_name":"Context-adaptive binary arithmetic coding","score":0.09467580914497375}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7791028022766113},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7605677843093872},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.6820021271705627},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6788018345832825},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.60069739818573},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5642344951629639},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5471245050430298},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5386438369750977},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5098528265953064},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4787113666534424},{"id":"https://openalex.org/C153338461","wikidata":"https://www.wikidata.org/wiki/Q2651","display_name":"Arithmetic coding","level":4,"score":0.4773416817188263},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4489993155002594},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4281696677207947},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.423946350812912},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3511815667152405},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3394990563392639},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3351548910140991},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3242700695991516},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32260873913764954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3091265559196472},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.14747288823127747},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14020663499832153},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13996043801307678},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.11299589276313782},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.11050376296043396},{"id":"https://openalex.org/C175732694","wikidata":"https://www.wikidata.org/wiki/Q1128713","display_name":"Context-adaptive binary arithmetic coding","level":3,"score":0.09467580914497375},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/arith.1987.6158712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.1987.6158712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1987 IEEE 8th Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2165091308","https://openalex.org/W2130594209","https://openalex.org/W1950809481","https://openalex.org/W2158463942","https://openalex.org/W2085988155","https://openalex.org/W2038682752","https://openalex.org/W2592499194","https://openalex.org/W2142131433","https://openalex.org/W2739720767","https://openalex.org/W2105613219"],"abstract_inverted_index":{"Much":[0],"attention":[1],"has":[2],"been":[3],"recently":[4],"given":[5],"to":[6,17,41],"VLSI":[7],"and":[8,30,52],"WSI":[9],"processing":[10],"arrays:":[11],"systolic":[12,46],"arrays":[13,47],"are":[14],"often":[15],"adopted":[16],"execute":[18],"a":[19,36],"wide":[20],"class":[21],"of":[22,45],"algorithms,":[23],"e.g":[24],"for":[25,61],"matrix":[26],"arithmetic":[27],"or":[28],"signal":[29],"image":[31],"processing.":[32],"In":[33],"this":[34],"paper":[35],"fault-tolerant":[37],"architecture":[38,57],"is":[39],"proposed":[40],"allow":[42],"reliable":[43],"computation":[44],"by":[48],"using":[49],"physical":[50],"redundancy":[51],"residue":[53],"number":[54],"coding.":[55],"Such":[56],"supplies":[58],"also":[59],"information":[60],"fast":[62],"reconfiguration.":[63]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}