{"id":"https://openalex.org/W2145501384","doi":"https://doi.org/10.1109/arith.1983.6158077","title":"The design of two easily-testable VLSI array multipliers","display_name":"The design of two easily-testable VLSI array multipliers","publication_year":1983,"publication_date":"1983-06-01","ids":{"openalex":"https://openalex.org/W2145501384","doi":"https://doi.org/10.1109/arith.1983.6158077","mag":"2145501384"},"language":"en","primary_location":{"id":"doi:10.1109/arith.1983.6158077","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.1983.6158077","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1983 IEEE 6th Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057344136","display_name":"Joel Ferguson","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joel Ferguson","raw_affiliation_strings":["Department of Electricalrical Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","Department of Electrical Engineering, Carnegie-Mellon University, Schenley Park, Pittsburgh PA 15213 U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electricalrical Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Department of Electrical Engineering, Carnegie-Mellon University, Schenley Park, Pittsburgh PA 15213 U.S.A","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102751221","display_name":"John Paul Shen","orcid":"https://orcid.org/0000-0002-7225-0629"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Paul Shen","raw_affiliation_strings":["Department of Electricalrical Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","Department of Electrical Engineering, Carnegie-Mellon University, Schenley Park, Pittsburgh PA 15213 U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electricalrical Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Department of Electrical Engineering, Carnegie-Mellon University, Schenley Park, Pittsburgh PA 15213 U.S.A","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057344136"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":2.4582,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.88835943,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.808478832244873},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7697108387947083},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7316847443580627},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48439961671829224},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4373069405555725},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.41960012912750244},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39893871545791626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34825003147125244},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3437669575214386},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15939226746559143},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10973843932151794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09635880589485168}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.808478832244873},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7697108387947083},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7316847443580627},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48439961671829224},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4373069405555725},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.41960012912750244},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39893871545791626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34825003147125244},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3437669575214386},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15939226746559143},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10973843932151794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09635880589485168},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/arith.1983.6158077","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.1983.6158077","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1983 IEEE 6th Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2162802706","https://openalex.org/W2912759893"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W2015155483","https://openalex.org/W2013839957","https://openalex.org/W2149827500","https://openalex.org/W3196607417","https://openalex.org/W4281295723"],"abstract_inverted_index":{"Array":[0],"multipliers":[1,33],"are":[2,19,73,113],"well-suited":[3],"for":[4,115],"VLSI":[5,17],"implementation":[6,141],"because":[7],"of":[8,62,67,78,125,142],"the":[9,79,116,126],"regularity":[10],"in":[11],"their":[12],"iterative":[13],"structure.":[14],"However,":[15,89],"most":[16],"circuits":[18],"very":[20,39],"difficult":[21],"to":[22,37,85,132],"test.":[23],"This":[24],"paper":[25],"shows":[26],"that,":[27],"with":[28],"appropriate":[29],"cell":[30],"design,":[31,92],"array":[32,42,70,81,120,128,149],"can":[34,52],"be":[35,38,53,86,103,133],"designed":[36],"easily-testable.":[40],"An":[41],"multiplier":[43,71,82,129,150],"is":[44,83,98,130,151],"called":[45],"C-testable":[46,104,134,145],"if":[47],"all":[48],"its":[49],"adder":[50,96],"cells":[51],"exhaustively":[54],"tested":[55],"while":[56],"requiring":[57],"only":[58,107],"a":[59,90,94,143],"constant":[60],"number":[61],"test":[63,109,138],"patterns.":[64,110,139],"The":[65,75,140],"testability":[66],"two":[68],"well-known":[69],"structures":[72],"studied.":[74],"conventional":[76],"design":[77,124],"carry-save":[80],"shown":[84,101,131],"not":[87],"C-testable.":[88],"modified":[91,95,123],"using":[93],"cell,":[97],"generated":[99],"and":[100,105,135],"lo":[102],"requires":[106,136],"76":[108],"Similar":[111],"results":[112],"obtained":[114],"Baugh-Wooley":[117,127],"two's":[118],"complement":[119],"multiplier.":[121],"A":[122],"55":[137],"practical":[144],"16":[146,148],"\u00d7":[147],"also":[152],"presented.":[153]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}