{"id":"https://openalex.org/W2103236821","doi":"https://doi.org/10.1109/arith.1983.6158065","title":"A multiplier with multiple error correction capability","display_name":"A multiplier with multiple error correction capability","publication_year":1983,"publication_date":"1983-06-01","ids":{"openalex":"https://openalex.org/W2103236821","doi":"https://doi.org/10.1109/arith.1983.6158065","mag":"2103236821"},"language":"en","primary_location":{"id":"doi:10.1109/arith.1983.6158065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.1983.6158065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1983 IEEE 6th Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004116960","display_name":"Marco Annaratone","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marco Annaratone","raw_affiliation_strings":["Computer Science Department, Carnegie Mellon University, Pittsburgh, PA, USA","Computer Science Department, Carnegie Mellon University,#N#Pittsburgh, PA 15213, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Computer Science Department, Carnegie Mellon University,#N#Pittsburgh, PA 15213, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020591837","display_name":"R. Stefanelli","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Renato Stefanelli","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","Dipartimentodi Elettronica Politecnicodi Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipartimentodi Elettronica Politecnicodi Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4748,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.61128527,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"44","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6695325970649719},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6365993618965149},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6137309074401855},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5839477777481079},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5192165970802307},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5025415420532227},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4901729226112366},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.4829358458518982},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4557979702949524},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44433990120887756},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4380559027194977},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.434851735830307},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4342000484466553},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4307028651237488},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42255163192749023},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2534506320953369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2096526324748993}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6695325970649719},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6365993618965149},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6137309074401855},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5839477777481079},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5192165970802307},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5025415420532227},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4901729226112366},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.4829358458518982},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4557979702949524},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44433990120887756},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4380559027194977},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.434851735830307},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4342000484466553},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4307028651237488},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42255163192749023},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2534506320953369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2096526324748993},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/arith.1983.6158065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arith.1983.6158065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1983 IEEE 6th Symposium on Computer Arithmetic (ARITH)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1997201851","https://openalex.org/W2157999631"],"related_works":["https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W4248668797","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1851795671","https://openalex.org/W2146663621"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,43,58,67,115],"technique":[4,56],"for":[5,114],"increasing":[6],"the":[7,22,54,62,85,98,102],"reliability":[8],"of":[9,25,53,64,70,77,91,101],"arithmetic":[10,27],"units.":[11,28],"An":[12],"error":[13],"model":[14,19],"is":[15],"then":[16],"presented;":[17],"this":[18,111],"we'll":[20],"represents":[21],"faulty":[23],"behavior":[24],"many":[26],"The":[29,50,74],"Residue":[30],"Number":[31],"System":[32],"and":[33,66,104],"its":[34,105],"related":[35],"properties":[36],"are":[37,57],"used":[38],"in":[39,61],"order":[40],"to":[41,83],"obtain":[42],"simple":[44,106],"architecture":[45],"(called":[46],"Reliability":[47],"Network,":[48],"R-Net).":[49],"main":[51],"characteristics":[52],"presented":[55],"significant":[59],"reduction":[60],"number":[63],"gales":[65],"limited":[68],"increase":[69],"global":[71],"execution":[72],"times.":[73],"extensive":[75],"use":[76],"combinational":[78],"logic":[79],"makes":[80],"it":[81],"possible":[82],"implement":[84],"R-Net":[86,103],"almost":[87],"completely":[88],"by":[89],"means":[90],"Programmable":[92],"Logic":[93],"Arrays":[94],"(PLA's).":[95],"Finally,":[96],"both":[97],"intrinsic":[99],"regularity":[100],"internal":[107],"interconnection":[108],"scheme":[109],"make":[110],"approach":[112],"suitable":[113],"practical":[116],"VLSI":[117],"implementation.":[118]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}