{"id":"https://openalex.org/W2787849512","doi":"https://doi.org/10.1109/apsipa.2017.8282256","title":"Real-time digitized neural-spike storage scheme in multiple channels for biomedical applications","display_name":"Real-time digitized neural-spike storage scheme in multiple channels for biomedical applications","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2787849512","doi":"https://doi.org/10.1109/apsipa.2017.8282256","mag":"2787849512"},"language":"en","primary_location":{"id":"doi:10.1109/apsipa.2017.8282256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apsipa.2017.8282256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059589952","display_name":"Anand Kumar Mukhopadhyay","orcid":"https://orcid.org/0000-0002-6535-1085"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anand Kumar Mukhopadhyay","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, Delhi, IN"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, Delhi, IN","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003667123","display_name":"Indrajit Chakrabarti","orcid":"https://orcid.org/0000-0003-4744-2132"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indrajit Chakrabarti","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019643842","display_name":"Mrigank Sharad","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mrigank Sharad","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059589952"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19668763,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1430","last_page":"1435"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spike-sorting","display_name":"Spike sorting","score":0.8380142450332642},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7979543805122375},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.6825423240661621},{"id":"https://openalex.org/keywords/spike","display_name":"Spike (software development)","score":0.6465883255004883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.580156683921814},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5444679260253906},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5158676505088806},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.4558684825897217},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44664227962493896},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44255438446998596},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4244385361671448},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3508739471435547},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2331792116165161},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22431057691574097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11908811330795288},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09568241238594055}],"concepts":[{"id":"https://openalex.org/C2777613131","wikidata":"https://www.wikidata.org/wiki/Q2003571","display_name":"Spike sorting","level":3,"score":0.8380142450332642},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7979543805122375},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.6825423240661621},{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.6465883255004883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.580156683921814},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5444679260253906},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5158676505088806},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.4558684825897217},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44664227962493896},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44255438446998596},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4244385361671448},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3508739471435547},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2331792116165161},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22431057691574097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11908811330795288},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09568241238594055},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apsipa.2017.8282256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apsipa.2017.8282256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1965391651","https://openalex.org/W1999118804","https://openalex.org/W2090224802","https://openalex.org/W2098179667","https://openalex.org/W2139184079","https://openalex.org/W2144310300","https://openalex.org/W2148824675","https://openalex.org/W2156647653","https://openalex.org/W2171406132","https://openalex.org/W2176749394","https://openalex.org/W2185491959","https://openalex.org/W2736860678","https://openalex.org/W4239719188"],"related_works":["https://openalex.org/W1968361507","https://openalex.org/W3136143059","https://openalex.org/W3178771700","https://openalex.org/W2037099207","https://openalex.org/W3035015922","https://openalex.org/W4399305221","https://openalex.org/W2124872530","https://openalex.org/W2097405940","https://openalex.org/W2366422659","https://openalex.org/W4377004198"],"abstract_inverted_index":{"The":[0,81,96],"recording":[1],"of":[2,62,84,93,100],"real":[3],"time":[4],"Neural-spikes":[5],"(N-spikes)":[6],"into":[7,69],"an":[8],"on-chip":[9],"memory":[10],"module":[11,77],"is":[12,30,89],"essential":[13],"for":[14],"processing":[15,37],"the":[16,45,85,91,101,112],"stored":[17],"information":[18],"having":[19],"use":[20],"in":[21,34,90,106],"neurological":[22],"applications":[23],"like":[24],"neural":[25],"spike":[26],"sorting.":[27],"Spike":[28],"sorting":[29],"a":[31,70],"process":[32,109],"used":[33],"bio-medical":[35],"signal":[36],"where":[38],"incoming":[39],"real-time":[40],"spikes":[41],"are":[42],"mapped":[43],"to":[44],"neuron":[46],"from":[47],"which":[48],"it":[49],"originates.":[50],"In":[51],"this":[52],"paper,":[53],"power":[54,82],"and":[55],"area":[56],"efficient":[57],"architectural":[58,97],"level":[59,98],"storage":[60,87],"schemes":[61,102],"digitized":[63],"N-spikes":[64],"recorded":[65],"through":[66],"multiple":[67],"channels":[68],"Single":[71],"Port":[72],"Random":[73],"Access":[74],"Memory":[75],"(SPRAM)":[76],"have":[78],"been":[79,104],"compared.":[80],"dissipation":[83],"proposed":[86],"scheme":[88],"order":[92],"few":[94],"\u03bcW.":[95],"analysis":[99],"has":[103],"performed":[105],"0.18\u03bcm":[107],"CMOS":[108],"technology":[110],"using":[111],"Synopsys":[113],"design":[114],"compiler":[115],"tool.":[116]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}