{"id":"https://openalex.org/W2146532089","doi":"https://doi.org/10.1109/apcsac.2008.4625450","title":"MediaMem: A dynamically adjustable memory subsystem for high-bandwidth required multimedia SoC systems","display_name":"MediaMem: A dynamically adjustable memory subsystem for high-bandwidth required multimedia SoC systems","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2146532089","doi":"https://doi.org/10.1109/apcsac.2008.4625450","mag":"2146532089"},"language":"en","primary_location":{"id":"doi:10.1109/apcsac.2008.4625450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apcsac.2008.4625450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 13th Asia-Pacific Computer Systems Architecture Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038121796","display_name":"Slo\u2010Li Chu","orcid":"https://orcid.org/0000-0003-3999-7293"},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Slo-Li Chu","raw_affiliation_strings":["Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chungli"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]},{"raw_affiliation_string":"Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chungli","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032323851","display_name":"Min-Jen Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Min-Jen Lo","raw_affiliation_strings":["Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chungli"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]},{"raw_affiliation_string":"Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chungli","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"last","author":{"id":null,"display_name":"Hsiao-Wen Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiao-Wen Yang","raw_affiliation_strings":["Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chungli"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]},{"raw_affiliation_string":"Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chungli","institution_ids":["https://openalex.org/I151221077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038121796"],"corresponding_institution_ids":["https://openalex.org/I151221077"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.12623706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8647295236587524},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7333522439002991},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5546683669090271},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5307258367538452},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5055186748504639},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5054712295532227},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49057453870773315},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4604109227657318},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4551023542881012},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4342869818210602},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2743285894393921},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25349465012550354}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8647295236587524},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7333522439002991},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5546683669090271},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5307258367538452},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5055186748504639},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5054712295532227},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49057453870773315},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4604109227657318},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4551023542881012},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4342869818210602},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2743285894393921},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25349465012550354},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apcsac.2008.4625450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apcsac.2008.4625450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 13th Asia-Pacific Computer Systems Architecture Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1487277421","https://openalex.org/W2112993906","https://openalex.org/W2120945246","https://openalex.org/W2143500864","https://openalex.org/W4255174689"],"related_works":["https://openalex.org/W1550409889","https://openalex.org/W1830510111","https://openalex.org/W2039065447","https://openalex.org/W2208074837","https://openalex.org/W1581055755","https://openalex.org/W2102117846","https://openalex.org/W2132074508","https://openalex.org/W2149449165","https://openalex.org/W4256613086","https://openalex.org/W4238487776"],"abstract_inverted_index":{"Since":[0],"the":[1,12,29,33,38,41,67,98,111],"continuously":[2],"growing":[3],"of":[4,32,40,53,62,69],"multimedia":[5,42,71,86],"functionalities":[6],"in":[7],"modern":[8],"portable":[9],"consuming":[10],"electronics,":[11],"computer":[13],"systems":[14],"have":[15,138],"to":[16,24,65,107,116],"integrate":[17],"multiple":[18,70],"media":[19],"processors":[20,72],"on":[21],"single":[22],"chip/system":[23],"provide":[25],"better":[26],"service.":[27],"However,":[28],"insufficient":[30],"bandwidth":[31,61,82],"memory":[34,54,63,112],"subsystem":[35],"will":[36],"make":[37],"performance":[39,136],"modules":[43],"unsatisfied.":[44],"In":[45],"this":[46],"paper,":[47],"we":[48],"propose":[49],"an":[50],"innovative":[51],"architecture":[52,123],"subsystem,":[55],"aiming":[56],"for":[57,83],"extracting":[58],"more":[59],"potential":[60],"access":[64,99],"fulfill":[66],"requirements":[68],"dynamically.":[73],"The":[74,120,130,144],"proposed":[75,89,121],"architecture,":[76],"called":[77],"MediaMem,":[78],"can":[79,95],"offers":[80],"satisfied":[81],"all":[84],"attached":[85],"processor":[87],"by":[88,127,141],"two":[90],"novel":[91],"scheduling":[92],"mechanisms":[93],"that":[94],"dynamically":[96],"adjust":[97],"grants,":[100],"buffer":[101],"sizes,":[102],"and":[103,135],"transfer":[104],"sequences":[105],"according":[106],"real-time":[108],"situations.":[109],"Additionally,":[110],"interconnection":[113],"is":[114],"modified":[115],"avoid":[117],"bus":[118],"contention.":[119],"MediaMem":[122],"has":[124],"been":[125,139],"implemented":[126],"SystemC":[128],"HDL.":[129],"whole":[131],"system":[132],"functional":[133],"verification":[134],"evaluation":[137],"exam":[140],"CoWare":[142],"ConvergenSC.":[143],"experimental":[145],"results":[146],"are":[147],"also":[148],"discussed.":[149]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}