{"id":"https://openalex.org/W1974056753","doi":"https://doi.org/10.1109/apcsac.2008.4625436","title":"UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems","display_name":"UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W1974056753","doi":"https://doi.org/10.1109/apcsac.2008.4625436","mag":"1974056753"},"language":"en","primary_location":{"id":"doi:10.1109/apcsac.2008.4625436","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apcsac.2008.4625436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 13th Asia-Pacific Computer Systems Architecture Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018627184","display_name":"Chun-Hsian Huang","orcid":"https://orcid.org/0000-0002-0508-6312"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chun-Hsian Huang","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050423310","display_name":"Pao\u2010Ann Hsiung","orcid":"https://orcid.org/0000-0002-3639-1467"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pao-Ann Hsiung","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5018627184"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":1.733,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85462761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8065007328987122},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7235023975372314},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6707725524902344},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6239051222801208},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5619351863861084},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.5359472036361694},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.525409460067749},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5220948457717896},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.52103590965271},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.458446741104126},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.443601131439209},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4210503101348877},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39280688762664795},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3468024730682373},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2608867585659027}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8065007328987122},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7235023975372314},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6707725524902344},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6239051222801208},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5619351863861084},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.5359472036361694},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.525409460067749},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5220948457717896},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.52103590965271},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.458446741104126},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.443601131439209},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4210503101348877},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39280688762664795},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3468024730682373},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2608867585659027},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apcsac.2008.4625436","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apcsac.2008.4625436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 13th Asia-Pacific Computer Systems Architecture Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2028887641","https://openalex.org/W2039282783","https://openalex.org/W2099971283","https://openalex.org/W2109328302","https://openalex.org/W2118359143","https://openalex.org/W2126683677","https://openalex.org/W2139874914","https://openalex.org/W2170227161","https://openalex.org/W2170918721","https://openalex.org/W2181145715","https://openalex.org/W6685021432"],"related_works":["https://openalex.org/W3023202431","https://openalex.org/W1984105700","https://openalex.org/W1525346225","https://openalex.org/W2020254467","https://openalex.org/W1513974833","https://openalex.org/W1535397071","https://openalex.org/W1521892965","https://openalex.org/W2759093520","https://openalex.org/W2204754129","https://openalex.org/W4252535411"],"abstract_inverted_index":{"We":[0,65],"propose":[1,67],"a":[2,39,68,118,176],"UML-based":[3,119],"hardware/software":[4],"co-design":[5],"platform":[6,116,158],"for":[7,29,145],"partially":[8,25,69,151],"reconfigurable":[9,26,70,152],"systems,":[10],"targeting":[11],"mainly":[12],"at":[13,52,175],"network":[14,40],"security":[15,41,57],"systems.":[16],"Applications":[17],"with":[18,84,126,138],"heavy":[19],"computing":[20],"are":[21,62],"implemented":[22],"as":[23],"the":[24,31,50,75,85,90,105,127,133,146,163,182,187],"hardware":[27,71,82,129,153],"tasks":[28],"enhancing":[30],"system":[32,43,51,120,128,171,188],"performance":[33,174],"and":[34,166,173],"flexibility,":[35],"which":[36,74,179],"means":[37],"that":[38,122],"embedded":[42],"can":[44,123,160],"dynamically":[45,150],"reconfigure":[46],"one":[47],"part":[48],"of":[49,101,104,149,184],"run-time":[53],"according":[54],"to":[55,79,132,143,169],"different":[56],"needs":[58],"while":[59],"other":[60],"parts":[61],"still":[63],"functioning.":[64],"further":[66],"template,":[72],"using":[73,156],"users":[76,159],"only":[77,102],"need":[78],"integrate":[80],"their":[81],"applications":[83],"template":[86,96],"without":[87],"going":[88],"through":[89],"full":[91],"partial":[92],"reconfiguration":[93],"flow.":[94],"The":[95],"has":[97],"an":[98],"average":[99],"overhead":[100],"0:62%":[103],"total":[106],"resources":[107],"in":[108,186],"Xilinx":[109],"Virtex-II":[110],"XC2V3000":[111],"FPGA.":[112],"Furthermore,":[113],"our":[114,157],"proposed":[115],"includes":[117],"model":[121],"directly":[124,161],"interact":[125],"architecture.":[130],"Compared":[131],"synthesis":[134],"based":[135],"estimation":[136],"methods":[137],"inaccuracy":[139],"ranging":[140],"from":[141],"\u221223%":[142],"+234%":[144],"execution":[147,164],"time":[148,165],"tasks,":[154],"by":[155],"measure":[162],"use":[167],"them":[168],"validate":[170],"correctness":[172],"high-level":[177],"phase,":[178],"significantly":[180],"reduces":[181],"number":[183],"iterations":[185],"development.":[189]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}