{"id":"https://openalex.org/W7130600525","doi":"https://doi.org/10.1109/apccas67402.2025.11379857","title":"A Sub-Sampling Fast Lock Detector for Fractional-N PLL","display_name":"A Sub-Sampling Fast Lock Detector for Fractional-N PLL","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130600525","doi":"https://doi.org/10.1109/apccas67402.2025.11379857"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11379857","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11379857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126427965","display_name":"Fanxun Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fanxun Cai","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100422856","display_name":"Ziyang Li","orcid":"https://orcid.org/0000-0002-1209-4927"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziyang Li","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zijie Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zijie Wang","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126365868","display_name":"Yunqi Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunqi Yang","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126389063","display_name":"Pengcheng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengcheng Wang","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112118598","display_name":"Yilin Xu","orcid":"https://orcid.org/0009-0008-8262-2116"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yilin Xu","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072417715","display_name":"Lianbo Wu","orcid":"https://orcid.org/0000-0002-0457-2386"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lianbo Wu","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126421454","display_name":"Hui Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hui Zhang","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.0017000000225380063,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8356999754905701},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7847999930381775},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.7358999848365784},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.6944000124931335},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.6116999983787537},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5935999751091003},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5299000144004822},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4537999927997589}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8356999754905701},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7847999930381775},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.7358999848365784},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.6944000124931335},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.6116999983787537},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5935999751091003},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5299000144004822},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5016000270843506},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4537999927997589},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4341999888420105},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.3889000117778778},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.37540000677108765},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.374099999666214},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.367900013923645},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.3095000088214874},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.30559998750686646},{"id":"https://openalex.org/C107814960","wikidata":"https://www.wikidata.org/wiki/Q611957","display_name":"Solid-state","level":2,"score":0.3041999936103821},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3021000027656555},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.2913999855518341},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.27480000257492065},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.25189998745918274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11379857","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11379857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1495800702","https://openalex.org/W1620811666","https://openalex.org/W1677884181","https://openalex.org/W1984169880","https://openalex.org/W2030984893","https://openalex.org/W2053503063","https://openalex.org/W2059629769","https://openalex.org/W2072077388","https://openalex.org/W2153267648","https://openalex.org/W2154076027","https://openalex.org/W2542560831","https://openalex.org/W2971549990","https://openalex.org/W2982024652","https://openalex.org/W4293519097"],"related_works":[],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,87],"sub-sampling":[4,40],"lock":[5,12,45,62],"detector":[6,46,58],"is":[7,47,77],"proposed":[8,44,57],"to":[9],"detect":[10,60],"the":[11,26,36,61,74],"or":[13,34,53],"out-of-lock":[14,64],"state":[15,65],"for":[16],"fractional-N":[17],"phase-locked":[18],"loop":[19,37],"(PLL)":[20],"in":[21,86],"various":[22],"applications,":[23],"such":[24],"as":[25],"generation":[27],"of":[28,39],"Frequency-Modulated":[29],"Continuous":[30],"Wave":[31],"(FMCW)":[32],"signal":[33],"controlling":[35],"switching":[38],"PLL":[41],"(SSPLL).":[42],"The":[43,56],"designed":[48],"without":[49],"powerconsuming":[50],"analog":[51],"comparator":[52],"switched-capacitor":[54],"circuits.":[55],"can":[59],"and":[63,73],"within":[66],"less":[67],"than":[68],"20":[69],"reference":[70,84],"clock":[71,85],"periods":[72],"total":[75],"consumption":[76],"only":[78],"290":[79],"uW":[80],"with":[81],"80":[82],"MHz":[83],"<tex":[88],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[89],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$40-\\text{nm}$</tex>":[90],"CMOS":[91],"technology.":[92]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-20T00:00:00"}