{"id":"https://openalex.org/W7130563049","doi":"https://doi.org/10.1109/apccas67402.2025.11379743","title":"Monolithic Hybrid-3D Standard Cell Library with Sandwiched Inter-Metal Layer for 3D Digital Computation-in-Memory Circuits","display_name":"Monolithic Hybrid-3D Standard Cell Library with Sandwiched Inter-Metal Layer for 3D Digital Computation-in-Memory Circuits","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130563049","doi":"https://doi.org/10.1109/apccas67402.2025.11379743"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11379743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11379743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114163940","display_name":"Chieh-Ling Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chieh-Ling Lee","raw_affiliation_strings":["National Yang Ming Chiao Tung University"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126392767","display_name":"Chu-Hsiu Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chu-Hsiu Hsu","raw_affiliation_strings":["National Yang Ming Chiao Tung University"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087962449","display_name":"C. C. Yang","orcid":"https://orcid.org/0000-0002-3476-3802"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Chao Yang","raw_affiliation_strings":["Taiwan Semiconductor Research Institute"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Research Institute","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126409321","display_name":"Chang-Hong Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chang-Hong Shen","raw_affiliation_strings":["Taiwan Semiconductor Research Institute"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Research Institute","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084966464","display_name":"KUAN-NENG CHEN","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuan-Neng Chen","raw_affiliation_strings":["National Yang Ming Chiao Tung University"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066525875","display_name":"Po-Tsang Huang","orcid":"https://orcid.org/0000-0001-8679-2755"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Tsang Huang","raw_affiliation_strings":["National Yang Ming Chiao Tung University"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077218256","display_name":"Hu Cp","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chenming Hu","raw_affiliation_strings":["National Yang Ming Chiao Tung University"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5114163940"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.6612888,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.24379999935626984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.24379999935626984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.23389999568462372,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.09719999879598618,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.671999990940094},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.5879999995231628},{"id":"https://openalex.org/keywords/compatibility","display_name":"Compatibility (geochemistry)","score":0.5763999819755554},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5756999850273132},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.534600019454956},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4961000084877014},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.492000013589859},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4675999879837036},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4332999885082245},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4196000099182129}],"concepts":[{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.671999990940094},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.5879999995231628},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.5763999819755554},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5756999850273132},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.534600019454956},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4961000084877014},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.492000013589859},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4675999879837036},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.448199987411499},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43790000677108765},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4332999885082245},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4196000099182129},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4171000123023987},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3910999894142151},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.38370001316070557},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.37299999594688416},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.3702999949455261},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.3564999997615814},{"id":"https://openalex.org/C181169782","wikidata":"https://www.wikidata.org/wiki/Q1571520","display_name":"Vertical integration","level":2,"score":0.3562000095844269},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3528999984264374},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3490999937057495},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.32440000772476196},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3199999928474426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29789999127388},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.29350000619888306},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.29109999537467957},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.27630001306533813},{"id":"https://openalex.org/C50897621","wikidata":"https://www.wikidata.org/wiki/Q2665508","display_name":"Hybrid system","level":2,"score":0.26969999074935913},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2685000002384186},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.26829999685287476},{"id":"https://openalex.org/C2778588580","wikidata":"https://www.wikidata.org/wiki/Q6043060","display_name":"Integrated design","level":2,"score":0.266400009393692},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2623000144958496}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11379743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11379743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9012594223022461}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2346205343","https://openalex.org/W2775538123","https://openalex.org/W2955393539","https://openalex.org/W4221038786","https://openalex.org/W4225722752","https://openalex.org/W4401880593","https://openalex.org/W4403181889"],"related_works":[],"abstract_inverted_index":{"To":[0],"address":[1],"the":[2,29,37,47,52,102,142],"increasing":[3],"limitations":[4],"of":[5,40,54,104,144],"planar":[6],"CMOS":[7],"scaling":[8],"and":[9,13,79,92,116,139,147],"enhance":[10],"integration":[11,53,146],"density":[12],"energy":[14,123],"efficiency":[15,124],"in":[16,122],"memory-centric":[17],"computing,":[18],"we":[19,68],"propose":[20],"a":[21,70,105,112,126],"monolithic":[22],"3D":[23,72,134,149],"(M3D)":[24],"design":[25],"methodology":[26,98],"based":[27],"on":[28,46],"Elevated-Laser-Liquid-Phase-Epitaxy":[30],"(ELLPE)":[31],"technique.":[32],"This":[33],"low-thermal-budget":[34],"process":[35],"enables":[36],"direct":[38],"formation":[39],"(100)-oriented":[41],"single-crystalline":[42],"silicon":[43],"thin":[44],"films":[45],"middle-end-of-line":[48],"(MEOL)":[49],"tier,":[50],"enabling":[51],"high-performance":[55],"FinFETs":[56],"while":[57],"maintaining":[58],"compatibility":[59],"with":[60],"underlying":[61],"front-end-of-line":[62],"(FEOL)":[63],"circuitry.":[64],"Leveraging":[65],"this":[66],"technology,":[67],"develop":[69],"hybrid":[71,133,148],"standard":[73],"cell":[74,150],"library":[75],"that":[76],"combines":[77],"single-gate":[78],"multi-gate":[80],"stacking":[81],"strategies":[82],"to":[83],"optimize":[84],"layout":[85],"flexibility,":[86],"reduce":[87],"tall":[88],"via":[89],"(TVIA)":[90],"usage,":[91],"improve":[93],"overall":[94],"PPA.":[95],"The":[96,132],"proposed":[97],"is":[99],"validated":[100],"through":[101],"implementation":[103],"12T-latch-based":[106],"digital":[107],"computation-in-memory":[108],"(CIM)":[109],"macro,":[110],"achieving":[111],"43%":[113],"area":[114],"reduction":[115],"<tex":[117,127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[118,128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1.9":[119],"\\times$</tex>":[120],"improvement":[121],"over":[125],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$2":[129],"D$</tex>":[130],"baseline.":[131],"CIM":[135],"demonstrates":[136],"competitive":[137],"latency":[138],"throughput,":[140],"confirming":[141],"efficacy":[143],"ELLPE-enabled":[145],"architecture":[151],"for":[152],"advanced,":[153],"energy-efficient":[154],"logic-in-memory":[155],"systems.":[156]},"counts_by_year":[],"updated_date":"2026-02-20T17:44:18.066148","created_date":"2026-02-20T00:00:00"}