{"id":"https://openalex.org/W7130584151","doi":"https://doi.org/10.1109/apccas67402.2025.11377664","title":"Design Automation and Optimization of Frequency Dividers","display_name":"Design Automation and Optimization of Frequency Dividers","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130584151","doi":"https://doi.org/10.1109/apccas67402.2025.11377664"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11377664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126424620","display_name":"Poornishwar M","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Poornishwar M","raw_affiliation_strings":["Indian Institute of Technology Madras,Chennai,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras,Chennai,India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126375739","display_name":"Inban S","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Inban S","raw_affiliation_strings":["Indian Institute of Technology Madras,Chennai,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras,Chennai,India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126442246","display_name":"S. Ramprasath","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Ramprasath","raw_affiliation_strings":["Indian Institute of Technology Madras,Chennai,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras,Chennai,India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021993134","display_name":"Sankaran Aniruddhan","orcid":"https://orcid.org/0000-0002-8513-0052"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sankaran Aniruddhan","raw_affiliation_strings":["Indian Institute of Technology Madras,Chennai,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras,Chennai,India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.54318881,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9114000201225281,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9114000201225281,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.038600001484155655,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.010700000450015068,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.7487000226974487},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5972999930381775},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5856000185012817},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4675999879837036},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46540001034736633},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4465000033378601},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.43720000982284546},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.414000004529953},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.3977999985218048}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.7487000226974487},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5972999930381775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5892999768257141},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5856000185012817},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5648999810218811},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4675999879837036},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46540001034736633},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4465000033378601},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.43720000982284546},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.414000004529953},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.3977999985218048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37560001015663147},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.35600000619888306},{"id":"https://openalex.org/C2984985831","wikidata":"https://www.wikidata.org/wiki/Q5502860","display_name":"Frequency conversion","level":2,"score":0.3546999990940094},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.3456999957561493},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34150001406669617},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33629998564720154},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.32739999890327454},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3269999921321869},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3156999945640564},{"id":"https://openalex.org/C13944312","wikidata":"https://www.wikidata.org/wiki/Q7512748","display_name":"Signal-to-noise ratio (imaging)","level":2,"score":0.310699999332428},{"id":"https://openalex.org/C112806910","wikidata":"https://www.wikidata.org/wiki/Q746825","display_name":"Noise figure","level":4,"score":0.30469998717308044},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.2919999957084656},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C8590192","wikidata":"https://www.wikidata.org/wiki/Q1054694","display_name":"Frequency response","level":2,"score":0.263700008392334}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11377664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2099292235","https://openalex.org/W2119581540","https://openalex.org/W2758965423","https://openalex.org/W2773861522","https://openalex.org/W2900151268","https://openalex.org/W3038167425","https://openalex.org/W4310584071","https://openalex.org/W4401358762"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,133],"automated":[4],"design":[5],"and":[6,11,121],"optimization":[7],"methodology":[8],"for":[9],"CLK/2":[10],"CLK/4":[12,102],"RF":[13],"frequency":[14,41],"dividers":[15,22],"using":[16,144],"a":[17,98,101,145],"differential":[18],"latch-based":[19],"architecture.":[20],"The":[21,115],"employ":[23],"conventional":[24],"master-slave":[25],"latches,":[26],"with":[27,111],"the":[28,31,112],"algorithm":[29,116],"selecting":[30],"required":[32],"division":[33],"ratio":[34],"based":[35],"on":[36,132],"user":[37],"specifications,":[38],"including:":[39],"Input":[40],"(up":[42],"to":[43],"<tex":[44,89,127,134],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[45,53,66,75,90,128,135],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{f}_{\\text":[46],"{in":[47],"}}=8":[48],"\\text{GHz}$</tex>),":[49],"Power":[50],"budget":[51],"(<tex":[52,65,74],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{P}_{\\text":[54],"{max":[55],"}}":[56],"\\leq":[57,69],"\\mathbf{2":[58],"~":[59,81],"m":[60],"W}$</tex>),":[61],"Phase":[62,71],"matching":[63],"tolerance":[64],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\Delta":[67],"\\phi":[68],"\\mathbf{1}^{\\circ}$</tex>),":[70],"noise":[72],"requirement":[73],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{P":[76],"N}":[77],"\\leq-\\mathbf{1":[78],"5":[79],"0":[80,92],"d":[82],"B":[83],"c}":[84],"/":[85,138],"\\mathbf{H":[86],"z}$</tex>":[87,95],"at":[88],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{1":[91],"M":[93],"H":[94],"offset).":[96],"As":[97],"test":[99],"case,":[100],"divider":[103],"is":[104],"designed":[105],"in":[106,126],"TSMC":[107],"65":[108],"nm":[109],"CMOS":[110],"above":[113],"specifications.":[114],"also":[117],"performs":[118],"PVT":[119],"corner":[120],"mismatch":[122],"validations.":[123],"Optimization":[124],"completes":[125],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\sim":[129],"540$</tex>":[130],"seconds":[131],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{i}":[136],"\\boldsymbol{7}":[137],"\\mathbf{6":[139],"4":[140],"G":[141],"B}$</tex>":[142],"system":[143],"Python-based":[146],"flow.":[147]},"counts_by_year":[],"updated_date":"2026-02-20T17:44:18.066148","created_date":"2026-02-20T00:00:00"}