{"id":"https://openalex.org/W7130594805","doi":"https://doi.org/10.1109/apccas67402.2025.11377514","title":"A Fully-Integrated LDO with High PSR and Fast Transient Response Using Adaptive Feed-Forward Ripple Cancellation Technique","display_name":"A Fully-Integrated LDO with High PSR and Fast Transient Response Using Adaptive Feed-Forward Ripple Cancellation Technique","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130594805","doi":"https://doi.org/10.1109/apccas67402.2025.11377514"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11377514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100441269","display_name":"Pengcheng Wang","orcid":"https://orcid.org/0000-0001-6395-4870"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengcheng Wang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101061603","display_name":"Renjie Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Renjie Fu","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yunqi Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunqi Yang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018343158","display_name":"Yi Xu","orcid":"https://orcid.org/0000-0003-2126-6054"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yilin Xu","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126427965","display_name":"Fanxun Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fanxun Cai","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126414715","display_name":"Wenjie Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjie Deng","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126387685","display_name":"Shixuan Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shixuan Wang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101388422","display_name":"Wen Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wu Wen","raw_affiliation_strings":["Beijing Microelectronics Technology institute,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology institute,Beijing,China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022588934","display_name":"Chong Duan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chong Duan","raw_affiliation_strings":["Beijing Microelectronics Technology institute,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology institute,Beijing,China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126421454","display_name":"Hui Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hui Zhang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5411999821662903,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5411999821662903,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.15299999713897705,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.14219999313354492,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.848800003528595},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.583899974822998},{"id":"https://openalex.org/keywords/transient-response","display_name":"Transient response","score":0.5475999712944031},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5418000221252441},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5152999758720398},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4887999892234802},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.43959999084472656},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.3871999979019165},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3555999994277954},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35019999742507935}],"concepts":[{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.848800003528595},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.583899974822998},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5637000203132629},{"id":"https://openalex.org/C85761212","wikidata":"https://www.wikidata.org/wiki/Q1974593","display_name":"Transient response","level":2,"score":0.5475999712944031},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5418000221252441},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5152999758720398},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49549999833106995},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4887999892234802},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4408999979496002},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.43959999084472656},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.3871999979019165},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3555999994277954},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35019999742507935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3456000089645386},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33880001306533813},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3158000111579895},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.31450000405311584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3102000057697296},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30709999799728394},{"id":"https://openalex.org/C8590192","wikidata":"https://www.wikidata.org/wiki/Q1054694","display_name":"Frequency response","level":2,"score":0.3037000000476837},{"id":"https://openalex.org/C88653102","wikidata":"https://www.wikidata.org/wiki/Q570553","display_name":"Power MOSFET","level":5,"score":0.3025999963283539},{"id":"https://openalex.org/C180205008","wikidata":"https://www.wikidata.org/wiki/Q159190","display_name":"Amplitude","level":2,"score":0.3012999892234802},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.29660001397132874},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2870999872684479},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.2856000065803528},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.2808000147342682},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.2775999903678894},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C131782439","wikidata":"https://www.wikidata.org/wiki/Q1455581","display_name":"Frequency compensation","level":4,"score":0.2743000090122223},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2711000144481659},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.26030001044273376},{"id":"https://openalex.org/C129014197","wikidata":"https://www.wikidata.org/wiki/Q906544","display_name":"Power semiconductor device","level":3,"score":0.2596000134944916},{"id":"https://openalex.org/C39394816","wikidata":"https://www.wikidata.org/wiki/Q939318","display_name":"RC circuit","level":4,"score":0.258899986743927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11377514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8012410998344421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2109182259","https://openalex.org/W2137262163","https://openalex.org/W2292345480","https://openalex.org/W2591749641","https://openalex.org/W2753623462","https://openalex.org/W2783280975","https://openalex.org/W2808559067","https://openalex.org/W2984352869","https://openalex.org/W3088098941","https://openalex.org/W4312718612","https://openalex.org/W4405845907"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,28,105,130,139],"fully":[4],"integrated":[5],"low-dropout":[6],"regulator":[7],"(LDO)":[8],"achieving":[9],"high":[10,75],"power-supply":[11],"rejection":[12],"(PSR)":[13],"across":[14],"the":[15,44,48,67,70,83,89,109],"full":[16],"1":[17,118,121],"kHz-1":[18],"GHz":[19,122],"frequency":[20],"spectrum":[21],"and":[22,128,138],"fast":[23],"transient":[24],"response.":[25],"By":[26],"implementing":[27],"proposed":[29],"adaptive":[30],"feed-forward":[31],"ripple":[32,39,72],"cancellation":[33],"(AFFRC)":[34],"technique,":[35],"which":[36,142],"injects":[37],"supply-generated":[38],"with":[40,104],"optimized":[41],"magnitude":[42],"into":[43],"gate":[45,95],"node":[46],"of":[47,55,69,78],"power":[49],"MOSFET":[50],"(PM)-the":[51],"characteristic":[52],"PSR":[53,76,112],"hump":[54],"conventional":[56],"capacitorless":[57],"LDOs":[58],"is":[59],"significantly":[60],"suppressed.":[61],"The":[62],"AFFRC":[63,90],"circuit":[64],"autonomously":[65],"adjusts":[66],"amplitude":[68],"injected":[71],"to":[73,120],"maintain":[74],"independent":[77],"load":[79,126,150],"current":[80,151],"variations.":[81],"Moreover,":[82],"push-pull":[84],"structured":[85],"analog":[86],"adder":[87],"in":[88,100,144],"path":[91],"ensures":[92],"rapid":[93],"PMOS":[94],"stabilization":[96],"during":[97,147],"transients.":[98],"Fabricated":[99],"40-nm":[101],"CMOS":[102],"technology":[103],"1.2V":[106],"supply":[107],"voltage,":[108],"prototype":[110],"achieves":[111],"better":[113],"than":[114],"-10":[115],"dB":[116],"from":[117],"kHz":[119],"using":[123],"an":[124],"on-chip":[125],"capacitor,":[127],"exhibits":[129],"310-mV":[131],"undershoot":[132],"that":[133],"recovers":[134],"within":[135],"450":[136],"ns":[137,146],"200-mV":[140],"overshoot,":[141],"settles":[143],"400":[145],"200":[148],"ps":[149],"edge":[152],"transitions.":[153]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-20T00:00:00"}