{"id":"https://openalex.org/W7130561829","doi":"https://doi.org/10.1109/apccas67402.2025.11377197","title":"Lightweight Distil-Whisper and Hardware-Efficient FPGA Acceleration for Edge ASR","display_name":"Lightweight Distil-Whisper and Hardware-Efficient FPGA Acceleration for Edge ASR","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130561829","doi":"https://doi.org/10.1109/apccas67402.2025.11377197"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11377197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126407961","display_name":"Yijing Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yijing Yang","raw_affiliation_strings":["College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126392120","display_name":"Xuenan Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuenan Wang","raw_affiliation_strings":["College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103709573","display_name":"Bi Cheng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bi Wu","raw_affiliation_strings":["College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126406714","display_name":"Chenggang Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenggang Yan","raw_affiliation_strings":["College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082372760","display_name":"K. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ke Chen","raw_affiliation_strings":["College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics,Nanjing,China","institution_ids":["https://openalex.org/I9842412"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5126407961"],"corresponding_institution_ids":["https://openalex.org/I9842412"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.8123745,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.14569999277591705,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.14569999277591705,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.14030000567436218,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10201","display_name":"Speech Recognition and Synthesis","score":0.1145000010728836,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7527999877929688},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.6891999840736389},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.6693999767303467},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6466000080108643},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6366999745368958},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6366999745368958},{"id":"https://openalex.org/keywords/edge-computing","display_name":"Edge computing","score":0.5910999774932861},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5590000152587891},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.517799973487854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8174999952316284},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7527999877929688},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.6891999840736389},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.6693999767303467},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6466000080108643},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6366999745368958},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6366999745368958},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.5910999774932861},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5590000152587891},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.517799973487854},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5169000029563904},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5127999782562256},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4846000075340271},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.48069998621940613},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46970000863075256},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4131999909877777},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40049999952316284},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34950000047683716},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.34060001373291016},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31439998745918274},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.3000999987125397},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.29660001397132874},{"id":"https://openalex.org/C193536780","wikidata":"https://www.wikidata.org/wiki/Q1513153","display_name":"Edge detection","level":4,"score":0.29580000042915344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2906000018119812},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.2856999933719635},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.2800999879837036},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.27570000290870667},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.27000001072883606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.258899986743927},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.2572999894618988},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.25519999861717224},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.25290000438690186},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.2526000142097473},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.2524999976158142}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11377197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1494198834","https://openalex.org/W2585720638","https://openalex.org/W3158831985","https://openalex.org/W3176468986","https://openalex.org/W3196923642","https://openalex.org/W4211147898","https://openalex.org/W4308083513","https://openalex.org/W4319300012","https://openalex.org/W4404133735"],"related_works":[],"abstract_inverted_index":{"Transformer-based":[0],"networks":[1],"have":[2],"achieved":[3],"remarkable":[4],"performance":[5],"in":[6,86],"automatic":[7],"speech":[8],"recognition":[9],"(ASR).":[10],"However,":[11],"deploying":[12],"these":[13],"models":[14,31],"on":[15,109],"resource-constrained":[16],"edge":[17,63,110],"devices":[18],"remains":[19],"challenging,":[20],"demanding":[21],"more":[22],"lightweight":[23],"and":[24,129],"hardware-friendly":[25],"design":[26,98],"strategies.":[27],"While":[28],"modern":[29],"distillation-based":[30],"like":[32],"Distil-Whisper":[33],"significantly":[34],"reduce":[35],"model":[36,79],"size,":[37],"algorithmic":[38],"optimizations":[39],"alone":[40],"cannot":[41],"fully":[42],"exploit":[43],"the":[44,67,94],"potential":[45],"of":[46],"algorithm-hardware":[47,58],"synergy.":[48],"To":[49],"address":[50],"this":[51,53],"limitation,":[52],"paper":[54],"proposes":[55],"a":[56,72,82,99],"novel":[57],"co-design":[59],"framework":[60],"for":[61,106],"efficient":[62],"ASR":[64],"deployment.":[65],"At":[66,93],"algorithm":[68],"level,":[69,96],"we":[70,97],"introduce":[71],"global":[73],"unstructured":[74],"pruning":[75],"method":[76],"that":[77,115],"compresses":[78],"weights,":[80],"achieving":[81],"10.1":[83],"%":[84],"reduction":[85],"parameters":[87],"with":[88],"only":[89],"minimal":[90],"accuracy":[91],"degradation.":[92],"hardware":[95],"custom":[100],"FPGA-based":[101,132],"matrix":[102],"multiplication":[103],"accelerator":[104],"optimized":[105],"high-throughput":[107],"computation":[108],"devices.":[111],"Experimental":[112],"results":[113],"demonstrate":[114],"our":[116],"co-optimized":[117],"approach":[118],"achieves":[119],"an":[120],"<tex":[121,135,142],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[122,136,143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$8.64":[123],"\\times$</tex>":[124,140],"speedup":[125],"over":[126],"CPU":[127],"implementations":[128],"outperform":[130],"existing":[131],"solutions":[133],"by":[134],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\text{1.":[137,144],"1":[138],"6}":[139],"to":[141],"4":[145],"3}":[146],"\\times$</tex>.":[147]},"counts_by_year":[],"updated_date":"2026-02-20T17:44:18.066148","created_date":"2026-02-20T00:00:00"}