{"id":"https://openalex.org/W7130579727","doi":"https://doi.org/10.1109/apccas67402.2025.11377073","title":"A NOR8T SRAM Digital Compute-in-Memory Macro for Sparse and Scalable Edge-AI Processing","display_name":"A NOR8T SRAM Digital Compute-in-Memory Macro for Sparse and Scalable Edge-AI Processing","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130579727","doi":"https://doi.org/10.1109/apccas67402.2025.11377073"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11377073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5122014563","display_name":"Pratham Sharma","orcid":null},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pratham Sharma","raw_affiliation_strings":["Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108183987","display_name":"Mukul Lokhande","orcid":"https://orcid.org/0009-0001-8903-5159"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mukul Lokhande","raw_affiliation_strings":["Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104631757","display_name":"Akash Sankhe","orcid":null},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Akash Sankhe","raw_affiliation_strings":["Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Kwok Tai Chui","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148693","display_name":"Metropolitan University","ror":"https://ror.org/04hdrrs71","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210148693"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Kwok Tai Chui","raw_affiliation_strings":["Hong Kong Metropolitan University,Department of Electronic Engineering and Computer Science,Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hong Kong Metropolitan University,Department of Electronic Engineering and Computer Science,Hong Kong","institution_ids":["https://openalex.org/I4210148693"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Brij Bhooshan Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I143578492","display_name":"Asia University","ror":"https://ror.org/038a1tp19","country_code":"TW","type":"education","lineage":["https://openalex.org/I143578492"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Brij Bhooshan Gupta","raw_affiliation_strings":["Asia University,Department of Computer Science and Information Engineering,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Asia University,Department of Computer Science and Information Engineering,Taiwan","institution_ids":["https://openalex.org/I143578492"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126427067","display_name":"Santosh Kumar Vishvakarma","orcid":null},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santosh Kumar Vishvakarma","raw_affiliation_strings":["Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3612000048160553,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3612000048160553,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.1437000036239624,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.0908999964594841,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6079000234603882},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.593500018119812},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.572700023651123},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5570999979972839},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.511900007724762},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48989999294281006},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4462999999523163},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4011000096797943},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.3684999942779541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7013000249862671},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6079000234603882},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.593500018119812},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.572700023651123},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5570999979972839},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.511900007724762},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48989999294281006},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4462999999523163},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4162999987602234},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4011000096797943},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.3684999942779541},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35850000381469727},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35249999165534973},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.34200000762939453},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.33959999680519104},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.3246999979019165},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3156000077724457},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.31150001287460327},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.30959999561309814},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.30630001425743103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3025999963283539},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3005000054836273},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2711000144481659},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.267300009727478},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.2630000114440918},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.25999999046325684},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.25839999318122864},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.25519999861717224}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11377073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8740662932395935,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1390458627","display_name":null,"funder_award_id":"EE-9/2/21 - R&D-E","funder_id":"https://openalex.org/F4320325255","funder_display_name":"Ministry of Electronics and Information technology"},{"id":"https://openalex.org/G2091927075","display_name":null,"funder_award_id":"NSTC 114-2221-E-468-015","funder_id":"https://openalex.org/F2461203286","funder_display_name":"National Science and Technology Council"},{"id":"https://openalex.org/G7352573291","display_name":null,"funder_award_id":"Grant RD/2023/2.3","funder_id":"https://openalex.org/F1113051868","funder_display_name":"Hong Kong Metropolitan University"}],"funders":[{"id":"https://openalex.org/F1113051868","display_name":"Hong Kong Metropolitan University","ror":"https://ror.org/0349bsm71"},{"id":"https://openalex.org/F2461203286","display_name":"National Science and Technology Council","ror":"https://ror.org/02kv4zf79"},{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W2005865544","https://openalex.org/W2073550359","https://openalex.org/W2801205959","https://openalex.org/W2904299207","https://openalex.org/W3134526034","https://openalex.org/W4221038786","https://openalex.org/W4226477664","https://openalex.org/W4311412495","https://openalex.org/W4313839325","https://openalex.org/W4319069061","https://openalex.org/W4367016239","https://openalex.org/W4367663117","https://openalex.org/W4375861680","https://openalex.org/W4383337768","https://openalex.org/W4385288148","https://openalex.org/W4385819615","https://openalex.org/W4385999153","https://openalex.org/W4386802940","https://openalex.org/W4387129467","https://openalex.org/W4388626384","https://openalex.org/W4388755585","https://openalex.org/W4390938849","https://openalex.org/W4392745766","https://openalex.org/W4401328386","https://openalex.org/W4403277632","https://openalex.org/W4406805560","https://openalex.org/W4408236259","https://openalex.org/W4409232980","https://openalex.org/W4410583838","https://openalex.org/W4410887755","https://openalex.org/W4411727293"],"related_works":[],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"a":[5,11,72,132],"16Kb":[6],"digital":[7],"compute-inmemory":[8],"macro":[9,79],"with":[10,42,109],"novel":[12],"NOR8T":[13,26],"SRAM":[14],"bitcell":[15],"for":[16,84,138],"efficient":[17],"multi-bit":[18],"MAC":[19,94],"operations":[20],"in":[21],"edge-AI":[22],"applications.":[23],"The":[24,78,128],"proposed":[25,129],"performs":[27],"in-memory":[28],"multiplication":[29],"without":[30],"wordline":[31],"activation,":[32],"enhancing":[33],"energy":[34],"efficiency":[35],"and":[36,60,66,86,91,95,104],"robustness":[37],"to":[38],"simultaneous":[39],"row":[40],"access,":[41],"improved":[43],"transistor":[44,64],"density":[45,65],"over":[46,71],"prior":[47],"10T/12T":[48],"NOR":[49],"designs.":[50],"A":[51],"compact":[52],"Resource-Efficient":[53],"Interleaved":[54],"Adder":[55],"Tree":[56],"(REIT)":[57],"employing":[58],"IFA-8T":[59],"IFA-10T":[61],"achieves":[62],"68%":[63],"57":[67],"%":[68,125],"power":[69,122],"savings":[70],"conventional":[73],"CMOS":[74],"28T":[75],"full":[76],"adder.":[77],"supports":[80],"1-16":[81],"bit":[82],"precision":[83],"weights":[85],"inputs":[87],"via":[88],"bit-serial":[89],"streaming":[90],"allows":[92],"concurrent":[93],"weight":[96,126],"updates.":[97],"Fully":[98],"digital,":[99],"it":[100],"avoids":[101],"analog-CIM":[102],"limitations":[103],"delivers":[105],"1.63":[106],"TOPS":[107],"throughput":[108],"98.5%":[110],"QoR":[111],"accuracy":[112],"on":[113],"LeNet-5":[114],"at":[115],"<tex":[116],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[117],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{2.":[118],"3}":[119],"\\times$</tex>":[120],"lower":[121],"under":[123],"40":[124],"sparsity.":[127],"design":[130],"advances":[131],"scalable,":[133],"energy-efficient":[134],"DCIM":[135],"architecture":[136],"tailored":[137],"real-time":[139],"edge":[140],"intelligence.":[141]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-20T00:00:00"}