{"id":"https://openalex.org/W7130576416","doi":"https://doi.org/10.1109/apccas67402.2025.11377051","title":"Design Automation for a-IGZO Thin Film Technology Using a Multi-Row Standard Cell Architecture","display_name":"Design Automation for a-IGZO Thin Film Technology Using a Multi-Row Standard Cell Architecture","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130576416","doi":"https://doi.org/10.1109/apccas67402.2025.11377051"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11377051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107004889","display_name":"Yu-Chun Lin","orcid":"https://orcid.org/0000-0002-6140-5656"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Ting Lin","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University,Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University,Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031810590","display_name":"Yalun Tang","orcid":"https://orcid.org/0000-0002-2207-1948"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yalun Tang","raw_affiliation_strings":["University of California San Diego,Department of Electrical and Computer Engineering,California,United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California San Diego,Department of Electrical and Computer Engineering,California,United States","institution_ids":["https://openalex.org/I36258959","https://openalex.org/I2803209242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064603483","display_name":"B. H. Kang","orcid":"https://orcid.org/0009-0002-7465-1749"},"institutions":[{"id":"https://openalex.org/I160856358","display_name":"University of San Diego","ror":"https://ror.org/03jbbze48","country_code":"US","type":"education","lineage":["https://openalex.org/I160856358"]},{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Byeonggon Kang","raw_affiliation_strings":["University of California San Diego,Department of Computer Science and Engineering,California,United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California San Diego,Department of Computer Science and Engineering,California,United States","institution_ids":["https://openalex.org/I36258959","https://openalex.org/I2803209242","https://openalex.org/I160856358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031004106","display_name":"Iris Hui-Ru Jiang","orcid":"https://orcid.org/0000-0002-4554-3442"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Iris Hui-Ru Jiang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University,Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University,Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015082666","display_name":"Kenji Nomura","orcid":"https://orcid.org/0000-0002-2786-6563"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenji Nomura","raw_affiliation_strings":["University of California San Diego,Department of Electrical and Computer Engineering,California,United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California San Diego,Department of Electrical and Computer Engineering,California,United States","institution_ids":["https://openalex.org/I36258959","https://openalex.org/I2803209242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125586958","display_name":"Y. F. Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuhwa Lo","raw_affiliation_strings":["University of California San Diego,Department of Electrical and Computer Engineering,California,United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California San Diego,Department of Electrical and Computer Engineering,California,United States","institution_ids":["https://openalex.org/I36258959","https://openalex.org/I2803209242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126412493","display_name":"Lifu Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142598","display_name":"Civil Service","ror":"https://ror.org/04ex4j806","country_code":"GB","type":"government","lineage":["https://openalex.org/I2802373619","https://openalex.org/I4210142598"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Lifu Chang","raw_affiliation_strings":["The MOSIS Service,United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The MOSIS Service,United States","institution_ids":["https://openalex.org/I4210142598"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061781904","display_name":"Bill Lin","orcid":"https://orcid.org/0000-0003-0965-7247"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Lin","raw_affiliation_strings":["University of California San Diego,Department of Electrical and Computer Engineering,California,United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California San Diego,Department of Electrical and Computer Engineering,California,United States","institution_ids":["https://openalex.org/I36258959","https://openalex.org/I2803209242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057768270","display_name":"C. K. Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I160856358","display_name":"University of San Diego","ror":"https://ror.org/03jbbze48","country_code":"US","type":"education","lineage":["https://openalex.org/I160856358"]},{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["University of California San Diego,Department of Computer Science and Engineering,California,United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California San Diego,Department of Computer Science and Engineering,California,United States","institution_ids":["https://openalex.org/I36258959","https://openalex.org/I2803209242","https://openalex.org/I160856358"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.57527036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5748000144958496},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5680000185966492},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5483999848365784},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4948999881744385},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.47620001435279846},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39590001106262207},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.329800009727478},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3280999958515167},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.3237000107765198}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5748000144958496},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5680000185966492},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5483999848365784},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4948999881744385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4876999855041504},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.47620001435279846},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4000000059604645},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39590001106262207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37130001187324524},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3529999852180481},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3522000014781952},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3395000100135803},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.329800009727478},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3280999958515167},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.3237000107765198},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.31850001215934753},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.31360000371932983},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3068999946117401},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3003000020980835},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.299699991941452},{"id":"https://openalex.org/C129014197","wikidata":"https://www.wikidata.org/wiki/Q906544","display_name":"Power semiconductor device","level":3,"score":0.28870001435279846},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2822999954223633},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.28130000829696655},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.2784999907016754},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.2770000100135803},{"id":"https://openalex.org/C124978682","wikidata":"https://www.wikidata.org/wiki/Q1201019","display_name":"Proof of concept","level":2,"score":0.27630001306533813},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.27469998598098755},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.25850000977516174},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2538999915122986}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11377051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5553168058395386,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W602497127","https://openalex.org/W1972138187","https://openalex.org/W2037104735","https://openalex.org/W2321501436","https://openalex.org/W2780756707","https://openalex.org/W3102421172","https://openalex.org/W3138864966","https://openalex.org/W3185602476","https://openalex.org/W3216826779","https://openalex.org/W4389371505","https://openalex.org/W4402827382"],"related_works":[],"abstract_inverted_index":{"Amorphous-IGZO":[0],"thin-film":[1],"transistors":[2],"(a-IGZO":[3],"TFTs)":[4],"have":[5,62],"attracted":[6],"increasing":[7],"attention":[8],"for":[9,89,147],"emerging":[10],"applications":[11],"in":[12],"wearable":[13],"devices":[14,36],"and":[15,28,44,67,107,128,149,161],"IoT":[16],"technologies,":[17],"owing":[18],"to":[19,54,112,145],"their":[20],"compatibility":[21],"with":[22,51,124,140],"flexible":[23],"substrates,":[24],"low":[25],"processing":[26],"temperatures,":[27],"energy-efficient":[29],"operation.":[30],"However,":[31],"the":[32,38,45,56,70,83,131,155,158],"lack":[33],"of":[34,40,157],"p-type":[35],"breaks":[37],"symmetry":[39],"conventional":[41],"CMOS":[42],"logic,":[43],"technology":[46],"requires":[47],"a":[48,95],"double-gate":[49,148],"structure":[50],"bias":[52,101],"voltage":[53,102],"adjust":[55],"I-V":[57],"characteristics.":[58],"While":[59],"previous":[60],"studies":[61],"primarily":[63],"focused":[64],"on":[65],"fabrication":[66],"application":[68],"aspects,":[69],"electronic":[71],"design":[72],"automation":[73],"(EDA)":[74],"perspective":[75],"remains":[76],"underexplored.":[77],"In":[78],"this":[79],"paper,":[80],"we":[81],"propose":[82],"first":[84],"standard":[85],"cell":[86,96],"synthesis":[87],"framework":[88,93],"a-IGZO":[90],"TFTs.":[91],"The":[92],"features":[94],"layout":[97],"architecture":[98,160],"that":[99],"integrates":[100],"into":[103],"power":[104],"rail":[105],"planning":[106],"adopts":[108],"multirow":[109],"transistor":[110],"placement":[111,117],"address":[113],"logic":[114],"asymmetry.":[115],"Transistor":[116],"is":[118,138],"modeled":[119],"as":[120],"an":[121],"exact":[122],"cover":[123],"colors":[125],"(XCC)":[126],"problem":[127],"solved":[129],"using":[130],"dancing":[132],"cells":[133],"algorithm,":[134],"while":[135],"intra-cell":[136],"routing":[137],"formulated":[139],"satisfiability":[141],"modulo":[142],"theories":[143],"(SMT)":[144],"account":[146],"multi-rail":[150],"structures.":[151],"Experimental":[152],"results":[153],"demonstrate":[154],"effectiveness":[156],"proposed":[159],"methodologies.":[162]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-02-20T00:00:00"}