{"id":"https://openalex.org/W7130541122","doi":"https://doi.org/10.1109/apccas67402.2025.11377041","title":"Via-Configurable Routing Network and Hard Macro Adaptability for 28 nm Structured ASIC","display_name":"Via-Configurable Routing Network and Hard Macro Adaptability for 28 nm Structured ASIC","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130541122","doi":"https://doi.org/10.1109/apccas67402.2025.11377041"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11377041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101737740","display_name":"Junyu Lin","orcid":"https://orcid.org/0009-0003-4007-9681"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyu Lin","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126389534","display_name":"Binxu Ning","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Binxu Ning","raw_affiliation_strings":["Shanghai Fudan Microelectronics Group Co., Ltd.,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Fudan Microelectronics Group Co., Ltd.,Shanghai,China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126371118","display_name":"Jian Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Yu","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101620878","display_name":"Ning Chen","orcid":"https://orcid.org/0000-0003-3360-1921"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning Chen","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002574959","display_name":"T Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianqin Ye","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126405383","display_name":"Lei Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Shen","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.26249998807907104,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.26249998807907104,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.14800000190734863,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1282999962568283,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.715399980545044},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6988999843597412},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.6276000142097473},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6111000180244446},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.572700023651123},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4645000100135803},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46149998903274536},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4169999957084656},{"id":"https://openalex.org/keywords/backward-compatibility","display_name":"Backward compatibility","score":0.34279999136924744}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.715399980545044},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6988999843597412},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.6276000142097473},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6248000264167786},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6111000180244446},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.572700023651123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.570900022983551},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49239999055862427},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4645000100135803},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46149998903274536},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4169999957084656},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34470000863075256},{"id":"https://openalex.org/C20574231","wikidata":"https://www.wikidata.org/wiki/Q844605","display_name":"Backward compatibility","level":2,"score":0.34279999136924744},{"id":"https://openalex.org/C81147070","wikidata":"https://www.wikidata.org/wiki/Q1172449","display_name":"Encapsulation (networking)","level":2,"score":0.3346000015735626},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3285999894142151},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.326200008392334},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.3052000105381012},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.3034999966621399},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.2996000051498413},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2919999957084656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29030001163482666},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.28290000557899475},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2694999873638153},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.26919999718666077},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2685000002384186},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.26089999079704285},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.25929999351501465},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.2567000091075897}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11377041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6430372595787048,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1570969114","https://openalex.org/W1979439610","https://openalex.org/W1991754897","https://openalex.org/W2009196135","https://openalex.org/W2011624808","https://openalex.org/W2031937298","https://openalex.org/W2035113414","https://openalex.org/W2037761436","https://openalex.org/W2077289823","https://openalex.org/W2083052001","https://openalex.org/W2097000220","https://openalex.org/W2109887272","https://openalex.org/W2116075993","https://openalex.org/W2123815308","https://openalex.org/W2134697552","https://openalex.org/W2137530134","https://openalex.org/W4248303983"],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1,7,17,38,92,118,123,129],"escalation":[2],"of":[3,21,94,120,138],"metal":[4,107],"layers":[5,108,126],"and":[6,24,66,82,148],"burgeoning":[8],"demands":[9],"for":[10,75,131],"specialized":[11],"hard":[12,25,84],"macros":[13],"in":[14,101,128,143],"advanced":[15],"process,":[16],"twin":[18],"critical":[19],"issues":[20],"mask":[22],"reusability":[23],"macro":[26],"compatibility":[27],"have":[28],"intensified":[29],"dramatically,":[30],"causing":[31],"structured":[32],"ASICs":[33],"(sASIC)":[34],"to":[35,54,117,146,159],"fade":[36],"from":[37,78],"spotlight.":[39],"In":[40],"this":[41,95],"paper,":[42],"we":[43],"propose":[44],"a":[45,67,149],"novel":[46],"sASIC":[47],"architecture":[48,134],"based":[49],"on":[50],"via-programmable":[51],"logic":[52],"blocks":[53],"address":[55],"those":[56],"challenges.":[57],"A":[58],"dual-layer":[59],"via-configurable":[60],"interconnection":[61],"network":[62],"enables":[63],"inter-module":[64],"routing,":[65],"design":[68],"flow":[69],"supported":[70],"by":[71],"industry-standard":[72],"software":[73],"allows":[74],"rapid":[76],"migration":[77],"FPGA.":[79],"User-definable":[80],"BRAMs":[81],"DSPs":[83],"macros,":[85],"along":[86],"with":[87,105],"scan":[88],"chain":[89],"function,":[90],"enhance":[91],"versatility":[93],"architecture.":[96],"Our":[97,133],"work":[98],"is":[99],"implemented":[100],"TSMC":[102],"28nm":[103],"process":[104],"10":[106],"but":[109],"customizes":[110],"only":[111],"2":[112],"via":[113],"layers.":[114],"This":[115],"is,":[116],"best":[119],"our":[121],"knowledge,":[122],"fewest":[124],"configure":[125],"reported":[127],"literature":[130],"sASICs.":[132],"has":[135],"an":[136],"average":[137],"8.85":[139],"x/4.29":[140],"x":[141],"improvements":[142],"power/delay":[144],"compared":[145,158],"FPGAs,":[147],"<tex":[150],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[151],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$2.92":[152],"\\times":[153],"/":[154],"1.29":[155],"\\times$</tex>":[156],"increase":[157],"ASICs.":[160]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-20T00:00:00"}