{"id":"https://openalex.org/W7130602930","doi":"https://doi.org/10.1109/apccas67402.2025.11377021","title":"A Memory-Efficient Framework for Deformable Transformer with Neural Architecture Search","display_name":"A Memory-Efficient Framework for Deformable Transformer with Neural Architecture Search","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130602930","doi":"https://doi.org/10.1109/apccas67402.2025.11377021"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11377021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072609627","display_name":"Wendong Mao","orcid":"https://orcid.org/0000-0001-7345-7974"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wendong Mao","raw_affiliation_strings":["School of Integrated Circuits, Shenzhen Campus of Sun Yat-Sen University,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shenzhen Campus of Sun Yat-Sen University,Shenzhen,China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035506434","display_name":"Mingfan Zhao","orcid":"https://orcid.org/0000-0003-3802-799X"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingfan Zhao","raw_affiliation_strings":["School of Integrated Circuits, Shenzhen Campus of Sun Yat-Sen University,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shenzhen Campus of Sun Yat-Sen University,Shenzhen,China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123383741","display_name":"Jianfeng Guan","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfeng Guan","raw_affiliation_strings":["School of Integrated Circuits, Shenzhen Campus of Sun Yat-Sen University,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shenzhen Campus of Sun Yat-Sen University,Shenzhen,China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102515657","display_name":"Qiwei Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiwei Dong","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University,Nanjing,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124164596","display_name":"Zhongfeng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongfeng Wang","raw_affiliation_strings":["School of Integrated Circuits, Shenzhen Campus of Sun Yat-Sen University,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shenzhen Campus of Sun Yat-Sen University,Shenzhen,China","institution_ids":["https://openalex.org/I180726961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.64751127,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.7928000092506409,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.7928000092506409,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.01720000058412552,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11019","display_name":"Image Enhancement Techniques","score":0.016499999910593033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7020000219345093},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5591999888420105},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5149999856948853},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.44780001044273376},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.3935000002384186},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.36899998784065247},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.3402000069618225}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7731000185012817},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7020000219345093},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5591999888420105},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5149999856948853},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.44780001044273376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4300000071525574},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4259999990463257},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.3935000002384186},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.36899998784065247},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.35019999742507935},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.3402000069618225},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.32820001244544983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3262999951839447},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.3260999917984009},{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.3158000111579895},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.2944999933242798},{"id":"https://openalex.org/C125583679","wikidata":"https://www.wikidata.org/wiki/Q755673","display_name":"Search algorithm","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C52622490","wikidata":"https://www.wikidata.org/wiki/Q1026626","display_name":"Feature extraction","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.2533000111579895},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.2526000142097473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11377021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11377021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2117539524","https://openalex.org/W2605487586","https://openalex.org/W3096609285","https://openalex.org/W3097065222","https://openalex.org/W3138516171","https://openalex.org/W3159727696","https://openalex.org/W3189877953","https://openalex.org/W3213510604","https://openalex.org/W4214588794","https://openalex.org/W4312960790","https://openalex.org/W4385245566","https://openalex.org/W4404057426","https://openalex.org/W4404133642","https://openalex.org/W4409262833","https://openalex.org/W4413146579","https://openalex.org/W4413147627"],"related_works":[],"abstract_inverted_index":{"Deformable":[0],"Attention":[1],"Transformers":[2],"(DAT)":[3],"have":[4,140],"shown":[5],"remarkable":[6],"performance":[7,120],"in":[8],"computer":[9],"vision":[10],"tasks":[11],"by":[12,102],"adaptively":[13],"focusing":[14],"on":[15,124,129,152],"informative":[16],"image":[17],"regions.":[18],"However,":[19],"their":[20],"data-dependent":[21],"sampling":[22],"mechanism":[23],"introduces":[24],"irregular":[25],"memory":[26,89],"access":[27,161],"patterns,":[28],"posing":[29],"significant":[30],"challenges":[31],"for":[32,59],"efficient":[33],"hardware":[34,42,105],"deployment.":[35],"Existing":[36],"acceleration":[37,169],"methods":[38],"either":[39],"incur":[40],"high":[41],"overhead":[43],"or":[44],"compromise":[45],"model":[46,93],"accuracy.":[47,109],"To":[48],"address":[49],"these":[50],"issues,":[51],"this":[52,122],"paper":[53],"proposes":[54],"a":[55,62,69],"hardware-friendly":[56,136],"optimization":[57],"framework":[58,123,137],"DAT.":[60,149],"First,":[61],"neural":[63],"architecture":[64],"search":[65],"(NAS)-based":[66],"method":[67,96,158],"with":[68,166],"new":[70],"slicing":[71],"strategy":[72],"is":[73,115],"proposed":[74,157],"to":[75,117,146,163],"automatically":[76],"divide":[77],"the":[78,85,98,119,130,147,156],"input":[79],"feature":[80],"into":[81],"uniform":[82],"patches":[83],"during":[84],"inference":[86,108],"process,":[87],"avoiding":[88],"conflicts":[90],"without":[91],"modifying":[92],"architecture.":[94],"The":[95],"explores":[97],"optimal":[99],"slice":[100],"configuration":[101],"jointly":[103],"optimizing":[104],"cost":[106],"and":[107],"Secondly,":[110],"an":[111],"FPGA-based":[112],"verification":[113],"system":[114],"designed":[116],"test":[118],"of":[121],"edge-side":[125],"hardware.":[126],"Algorithm":[127],"experiments":[128,151],"ImageNet-1K":[131],"dataset":[132],"demonstrate":[133],"that":[134],"our":[135],"can":[138],"maintain":[139],"only":[141],"0.2%":[142],"accuracy":[143],"drop":[144],"compared":[145,165],"baseline":[148],"Hardware":[150],"Xilinx":[153],"FPGA":[154],"show":[155],"reduces":[159],"DRAM":[160],"times":[162],"18%":[164],"existing":[167],"DAT":[168],"methods.":[170]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-02-20T00:00:00"}