{"id":"https://openalex.org/W7130566852","doi":"https://doi.org/10.1109/apccas67402.2025.11376831","title":"An Ultra-Low Jitter Divider-Less Phase-Locked Loop Using Differential Dual-Edge Sub-Sampling Phase Detector","display_name":"An Ultra-Low Jitter Divider-Less Phase-Locked Loop Using Differential Dual-Edge Sub-Sampling Phase Detector","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130566852","doi":"https://doi.org/10.1109/apccas67402.2025.11376831"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11376831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11376831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101860037","display_name":"Anshul Verma","orcid":"https://orcid.org/0000-0003-2414-057X"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anshul Verma","raw_affiliation_strings":["Indian Institute of Technology, Roorkee,Department of Electronics and Communication Engineering,Roorkee,Uttarakhand,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Roorkee,Department of Electronics and Communication Engineering,Roorkee,Uttarakhand,India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009032005","display_name":"Bishnu Prasad Das","orcid":"https://orcid.org/0000-0001-6993-2744"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bishnu Prasad Das","raw_affiliation_strings":["Indian Institute of Technology, Roorkee,Department of Electronics and Communication Engineering,Roorkee,Uttarakhand,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Roorkee,Department of Electronics and Communication Engineering,Roorkee,Uttarakhand,India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.57507705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7940000295639038},{"id":"https://openalex.org/keywords/feedthrough","display_name":"Feedthrough","score":0.6284000277519226},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5554999709129333},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5514000058174133},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5367000102996826},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.5033000111579895},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.484499990940094},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.47290000319480896},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4702000021934509},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.436599999666214}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7940000295639038},{"id":"https://openalex.org/C2777303812","wikidata":"https://www.wikidata.org/wiki/Q5441253","display_name":"Feedthrough","level":2,"score":0.6284000277519226},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5554999709129333},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5514000058174133},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5367000102996826},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5307000279426575},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.5033000111579895},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.484499990940094},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.47290000319480896},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4702000021934509},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.436599999666214},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.40059998631477356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40049999952316284},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.38690000772476196},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.376800000667572},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.3603000044822693},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.335099995136261},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.3346000015735626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32359999418258667},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32190001010894775},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.3163999915122986},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.31279999017715454},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.31139999628067017},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.30469998717308044},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2955999970436096},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.29179999232292175},{"id":"https://openalex.org/C8590192","wikidata":"https://www.wikidata.org/wiki/Q1054694","display_name":"Frequency response","level":2,"score":0.2782000005245209},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.2727000117301941},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.2556000053882599},{"id":"https://openalex.org/C118277053","wikidata":"https://www.wikidata.org/wiki/Q5172837","display_name":"Correlated double sampling","level":4,"score":0.2556000053882599},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.25540000200271606},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.25220000743865967},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.25119999051094055}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11376831","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11376831","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2097406868","https://openalex.org/W2172850778","https://openalex.org/W2802887626","https://openalex.org/W2921945517","https://openalex.org/W2990700108","https://openalex.org/W3132889034","https://openalex.org/W3194760575","https://openalex.org/W4293255352","https://openalex.org/W4312823581","https://openalex.org/W4319996415","https://openalex.org/W4360605991","https://openalex.org/W4363620343","https://openalex.org/W4393170803","https://openalex.org/W4393613530","https://openalex.org/W4393863150","https://openalex.org/W4413277859"],"related_works":[],"abstract_inverted_index":{"To":[0],"overcome":[1],"the":[2,5,20,61,73,77,89,97,102,106,133,136],"limitations":[3],"of":[4,24,64,76,101,135,157,171,180,193,219],"conventional":[6],"Charge-Pump":[7],"Phase-Locked":[8,26],"Loop":[9],"(CPPLL)":[10],"in":[11],"achieving":[12],"ultra-low":[13],"jitter":[14,156],"(sub-50":[15],"fs),":[16],"and":[17,85,117,167,188,214],"to":[18,108],"address":[19],"poor":[21],"spur":[22,54,170],"performance":[23],"Sub-Sampling":[25,39],"Loops":[27],"(SSPLLs),":[28],"this":[29],"paper":[30],"presents":[31],"a":[32,36,141,146,153,161,168,184,210],"SSPLL":[33,107,139],"architecture":[34],"employing":[35],"Differential":[37],"Dual-Edge":[38],"Phase":[40],"Detector":[41],"(<tex":[42],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[43,49,79,206,222],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{D}^{{2}}$</tex>":[44],"SSPD).":[45],"The":[46,92,112,127,138,200],"proposed":[47,103,113],"<tex":[48,78,205,221],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{D}^{2}$</tex>":[50],"SSPD":[51,81],"enhances":[52],"reference":[53,57,149,169],"by":[55,60],"mitigating":[56],"feedthrough":[58],"caused":[59],"parasitic":[62],"capacitance":[63],"sampling":[65],"switches.":[66],"Additionally,":[67],"an":[68,121,176,216],"active-mixer-based":[69],"sampler":[70],"implemented":[71,116],"as":[72],"first":[74],"stage":[75],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{D}^{2}$</tex>":[80],"effectively":[82],"suppresses":[83],"BFSK":[84],"charge-sharing":[86],"effects":[87],"on":[88],"VCO":[90],"side.":[91],"dual-edge":[93],"sampling,":[94],"combined":[95],"with":[96],"high":[98],"detection":[99],"gain":[100],"SSPD,":[104],"enables":[105],"achieve":[109],"state-of-the-art":[110,189],"performance.":[111],"design":[114,201],"is":[115],"rigorously":[118],"simulated":[119,154],"using":[120],"industrial":[122],"65-nm":[123],"CMOS":[124],"process":[125],"node.":[126],"post-layout":[128],"parasitic-extracted":[129],"simulation":[130],"results":[131],"confirm":[132],"efficacy":[134],"design.":[137],"generates":[140],"2.4":[142],"GHz":[143],"frequency":[144],"from":[145,209],"150":[147],"MHz":[148,164],"signal.":[150],"It":[151,174],"achieves":[152],"rms":[155],"45.7":[158],"fs":[159],"over":[160],"1":[162],"kHz-100":[163],"integration":[165],"bandwidth":[166],"-75.27":[172],"dBc.":[173],"demonstrates":[175],"in-band":[177],"phase":[178],"noise":[179],"-133.4":[181],"dBcIHz":[182],"at":[183],"200":[185],"kHz":[186],"offset":[187],"jitter-power":[190],"figure-of-merit":[191],"(FOM)":[192],"-261.5":[194],"dB":[195],"under":[196],"typical":[197],"operating":[198],"conditions.":[199],"consumes":[202],"around":[203],"3.38":[204],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\text{mW}$</tex>":[207],"power":[208],"1.2-":[211],"V":[212],"supply":[213],"occupies":[215],"active":[217],"area":[218],"0.34":[220],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">${\\mathrm{m}}\\mathrm{m}^{2}$</tex>.":[223]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-02-20T00:00:00"}