{"id":"https://openalex.org/W7130600667","doi":"https://doi.org/10.1109/apccas67402.2025.11376729","title":"A DL-MRBL Scheme with Variation-Resilient Timing for Wide Voltage STT-MRAM","display_name":"A DL-MRBL Scheme with Variation-Resilient Timing for Wide Voltage STT-MRAM","publication_year":2025,"publication_date":"2025-10-12","ids":{"openalex":"https://openalex.org/W7130600667","doi":"https://doi.org/10.1109/apccas67402.2025.11376729"},"language":null,"primary_location":{"id":"doi:10.1109/apccas67402.2025.11376729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11376729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115597192","display_name":"Ruiqi Zhang","orcid":"https://orcid.org/0000-0001-5127-3277"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruiqi Zhang","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123540525","display_name":"Shuyu Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuyu Wang","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093240366","display_name":"Haoran Du","orcid":"https://orcid.org/0009-0006-4251-1046"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoran Du","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126377096","display_name":"Hao Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Cai","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67421909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.5282999873161316,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.5282999873161316,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.1151999980211258,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0406000018119812,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.8159999847412109},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7228999733924866},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5534999966621399},{"id":"https://openalex.org/keywords/standard-deviation","display_name":"Standard deviation","score":0.5011000037193298},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4986000061035156},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.45989999175071716},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.42980000376701355},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.41819998621940613},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.41530001163482666}],"concepts":[{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.8159999847412109},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7228999733924866},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5534999966621399},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5049999952316284},{"id":"https://openalex.org/C22679943","wikidata":"https://www.wikidata.org/wiki/Q159375","display_name":"Standard deviation","level":2,"score":0.5011000037193298},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4986000061035156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47380000352859497},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.45989999175071716},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.42980000376701355},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.41819998621940613},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41530001163482666},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3921000063419342},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.3824000060558319},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.349700003862381},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.32519999146461487},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.3111000061035156},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30000001192092896},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2946999967098236},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29409998655319214},{"id":"https://openalex.org/C2777441419","wikidata":"https://www.wikidata.org/wiki/Q16969460","display_name":"Process window","level":3,"score":0.29179999232292175},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.29030001163482666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2879999876022339},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.2854999899864197},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28209999203681946},{"id":"https://openalex.org/C2775936607","wikidata":"https://www.wikidata.org/wiki/Q466845","display_name":"Tracking (education)","level":2,"score":0.2777000069618225},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.2721000015735626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26660001277923584},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.26649999618530273},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26179999113082886}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas67402.2025.11376729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas67402.2025.11376729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1901149441","https://openalex.org/W2074628056","https://openalex.org/W2082055514","https://openalex.org/W2117889325","https://openalex.org/W2789899229","https://openalex.org/W2806278919","https://openalex.org/W2909422432","https://openalex.org/W3011948113","https://openalex.org/W3090694869","https://openalex.org/W3109556898","https://openalex.org/W3126970610","https://openalex.org/W4387303373","https://openalex.org/W4392745562","https://openalex.org/W4400877656","https://openalex.org/W4401880725","https://openalex.org/W4404105379"],"related_works":[],"abstract_inverted_index":{"As":[0],"an":[1],"emerging":[2],"non-volatile":[3],"memory":[4],"(NVM),":[5],"MRAM":[6,110,121],"is":[7],"promising":[8],"to":[9,34,60,116],"replace":[10],"embedded":[11],"Flash":[12],"in":[13],"advanced":[14],"process":[15,20,84],"node.":[16],"However,":[17],"with":[18,77],"decreasing":[19],"dimension":[21],"and":[22,37,66,85,119,148,164,173],"supply":[23,184],"voltage,":[24],"the":[25,62,100,136,156],"timing":[26,157,172],"standard":[27,69,158],"deviation":[28,70,159],"for":[29],"sensing":[30,35,71],"increases,":[31],"posing":[32],"challenges":[33],"reliability":[36],"performance.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42],"propose":[43],"a":[44,54,126],"dual-loop":[45],"MTJ":[46,98],"replica":[47,57,122],"bitline":[48,58,123],"(DL-MRBL)":[49],"scheme,":[50],"which":[51],"fully":[52],"utilizes":[53],"single":[55],"2T-2MTJ":[56],"column":[59],"track":[61],"longest":[63],"precharge":[64],"latency":[65],"generate":[67],"low":[68,183],"timing.":[72],"Our":[73],"work":[74],"was":[75,139,160],"implemented":[76],"<tex":[78,86,101,131,142,149],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[79,87,102,132,143,150],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{2":[80,151],"8}-\\mathbf{n":[81],"m}$</tex>":[82,96],"CMOS":[83],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{4":[88,144],"0}":[89,94],"\\mathbf{n":[90,95],"m}":[91],"\\boldsymbol{\\times}":[92,106],"\\mathbf{4":[93],"spin-transfer-torque":[97],"device,":[99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{5":[103],"1":[104,108],"2}":[105],"\\mathbf{5":[107],"2}$</tex>":[109],"array":[111],"simulations":[112],"demonstrate":[113],"that,":[114],"compared":[115],"logic":[117],"chain":[118],"previous":[120],"schemes,":[124],"over":[125],"wide":[127],"voltage":[128],"range":[129],"of":[130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$0.6":[133],"\\mathrm{V}-1.0":[134],"\\mathrm{V}$</tex>,":[135],"SAEN":[137],"delay":[138],"reduced":[140,161],"by":[141,162],"2.":[145,152],"6}":[146],"{\\%}$</tex>":[147],"1}":[153],"{\\%}$</tex>,":[154],"while":[155],"83.8%":[163],"79.6%,":[165],"respectively.":[166],"The":[167],"proposed":[168],"scheme":[169],"provides":[170],"variation-resilient":[171],"strong":[174],"process-voltage-temperature":[175],"(PVT)":[176],"tracking":[177],"capability,":[178],"significantly":[179],"enhancing":[180],"performance":[181],"under":[182],"voltage.":[185]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-02-20T00:00:00"}