{"id":"https://openalex.org/W4405845675","doi":"https://doi.org/10.1109/apccas62602.2024.10808900","title":"A Design of PUF Circuit Using Adiabatic Logic","display_name":"A Design of PUF Circuit Using Adiabatic Logic","publication_year":2024,"publication_date":"2024-11-07","ids":{"openalex":"https://openalex.org/W4405845675","doi":"https://doi.org/10.1109/apccas62602.2024.10808900"},"language":"en","primary_location":{"id":"doi:10.1109/apccas62602.2024.10808900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100636422","display_name":"Shoma Nagata","orcid":"https://orcid.org/0000-0001-5805-5678"},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shoya Nagata","raw_affiliation_strings":["Gifu University,Graduate School of Natural Science and Technology,Gifu-shi,Japan,501-1193"],"affiliations":[{"raw_affiliation_string":"Gifu University,Graduate School of Natural Science and Technology,Gifu-shi,Japan,501-1193","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043735152","display_name":"Yasuhiro Takahashi","orcid":"https://orcid.org/0000-0002-1653-8425"},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Takahashi","raw_affiliation_strings":["Gifu University,Graduate School of Natural Science and Technology,Gifu-shi,Japan,501-1193"],"affiliations":[{"raw_affiliation_string":"Gifu University,Graduate School of Natural Science and Technology,Gifu-shi,Japan,501-1193","institution_ids":["https://openalex.org/I42405503"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100636422"],"corresponding_institution_ids":["https://openalex.org/I42405503"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22818743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"595","last_page":"598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5653235912322998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48935431241989136},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.46189796924591064},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4256136417388916},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4212181568145752},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4108266830444336},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3013257086277008},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2112434208393097},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1878797709941864}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5653235912322998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48935431241989136},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.46189796924591064},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4256136417388916},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4212181568145752},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4108266830444336},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3013257086277008},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2112434208393097},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1878797709941864},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas62602.2024.10808900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1972012147","https://openalex.org/W1989091271","https://openalex.org/W2057519660","https://openalex.org/W2105103777","https://openalex.org/W3044299004","https://openalex.org/W3164414192"],"related_works":["https://openalex.org/W2965791759","https://openalex.org/W2580743037","https://openalex.org/W2765372174","https://openalex.org/W2988242922","https://openalex.org/W2042750210","https://openalex.org/W1521268501","https://openalex.org/W2126241630","https://openalex.org/W2008009631","https://openalex.org/W2156660390","https://openalex.org/W2542337934"],"abstract_inverted_index":{"Physically":[0],"Unclonable":[1],"Functions":[2],"(PUF)":[3],"circuit":[4,7,18,25,54,73,106,126],"is":[5,107,127],"a":[6,52,58,75],"technology":[8],"that":[9],"uses":[10],"variations":[11],"in":[12,129],"each":[13],"parameter":[14],"of":[15,41,103],"an":[16,70],"integrated":[17,32],"to":[19,29,37],"identify":[20,30],"the":[21,39,97,104,118,124],"chips.":[22],"This":[23],"PUF":[24,46,53,63,125],"makes":[26],"it":[27,35],"possible":[28,36],"individual":[31],"circuits,":[33],"making":[34],"prevent":[38],"circulation":[40],"counterfeit":[42],"circuits.":[43],"Some":[44],"silicon-based":[45],"circuits":[47],"have":[48],"been":[49],"proposed,":[50],"including":[51],"called":[55],"QUALPUF":[56],"and":[57,88,92,117,120,138],"low-power":[59],"two-phase":[60],"clocking":[61],"adiabatic":[62,71],"circuit.":[64],"In":[65,94],"this":[66],"paper,":[67],"we":[68],"designed":[69],"SRAM-based":[72],"using":[74],"$0.18":[76],"\\mu":[77],"\\mathrm{~m}$":[78],"CMOS":[79],"process,":[80],"which":[81],"consumes":[82],"less":[83],"power":[84],"than":[85],"conventional":[86],"PUFs,":[87],"has":[89],"good":[90],"uniqueness":[91,119],"reliability.":[93],"SPICE":[95],"simulation,":[96],"energy":[98],"consumption":[99],"per":[100],"$1":[101],"\\mathrm{bit/cycle}$":[102],"proposed":[105],"$\\mathbf{1":[108],"3.":[109],"8":[110],"8}$":[111],"$\\mathrm{fJ}":[112],"/":[113,115],"\\mathrm{bit}":[114],"\\mathrm{cycle}$,":[116],"reliability":[121],"values":[122],"when":[123],"connected":[128],"4-bit":[130],"cascode":[131],"are":[132],"$\\mathbf{5":[133],"0.":[134],"0":[135],"7}":[136],"\\%$":[137],"$\\mathbf{9":[139],"9.":[140],"5":[141],"1}":[142],"\\%$,":[143],"respectively.":[144]},"counts_by_year":[],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}