{"id":"https://openalex.org/W4405846187","doi":"https://doi.org/10.1109/apccas62602.2024.10808619","title":"Enumeration of Genaralized Parallel Counters for Multi-Input Adder Synthesis for FPGAs","display_name":"Enumeration of Genaralized Parallel Counters for Multi-Input Adder Synthesis for FPGAs","publication_year":2024,"publication_date":"2024-11-07","ids":{"openalex":"https://openalex.org/W4405846187","doi":"https://doi.org/10.1109/apccas62602.2024.10808619"},"language":"en","primary_location":{"id":"doi:10.1109/apccas62602.2024.10808619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078159431","display_name":"Masamichi Noda","orcid":"https://orcid.org/0000-0003-2048-4615"},"institutions":[{"id":"https://openalex.org/I206011266","display_name":"Kwansei Gakuin University","ror":"https://ror.org/02qf2tx24","country_code":"JP","type":"education","lineage":["https://openalex.org/I206011266"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Mugi Noda","raw_affiliation_strings":["Kwansei Gakuin University 1 Gakuin Uegahara,Graduate School of Science and Technology,Sanda,Hyogo,JAPAN,669-1330"],"affiliations":[{"raw_affiliation_string":"Kwansei Gakuin University 1 Gakuin Uegahara,Graduate School of Science and Technology,Sanda,Hyogo,JAPAN,669-1330","institution_ids":["https://openalex.org/I206011266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000088287","display_name":"Nagisa Ishiura","orcid":null},"institutions":[{"id":"https://openalex.org/I206011266","display_name":"Kwansei Gakuin University","ror":"https://ror.org/02qf2tx24","country_code":"JP","type":"education","lineage":["https://openalex.org/I206011266"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nagisa Ishiura","raw_affiliation_strings":["Kwansei Gakuin University 1 Gakuin Uegahara,School of Engineering,Sanda,Hyogo,JAPAN,669-1330"],"affiliations":[{"raw_affiliation_string":"Kwansei Gakuin University 1 Gakuin Uegahara,School of Engineering,Sanda,Hyogo,JAPAN,669-1330","institution_ids":["https://openalex.org/I206011266"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078159431"],"corresponding_institution_ids":["https://openalex.org/I206011266"],"apc_list":null,"apc_paid":null,"fwci":0.222,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56730301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"64","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9842000007629395,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8985142707824707},{"id":"https://openalex.org/keywords/enumeration","display_name":"Enumeration","score":0.864777684211731},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.665635347366333},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6342228055000305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6243970990180969},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4022435247898102},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23623427748680115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20405876636505127},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1366996169090271},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0937415361404419}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8985142707824707},{"id":"https://openalex.org/C156340839","wikidata":"https://www.wikidata.org/wiki/Q2704791","display_name":"Enumeration","level":2,"score":0.864777684211731},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.665635347366333},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6342228055000305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6243970990180969},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4022435247898102},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23623427748680115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20405876636505127},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1366996169090271},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0937415361404419},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas62602.2024.10808619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1822244604","https://openalex.org/W1983849809","https://openalex.org/W2126779549","https://openalex.org/W2281557906","https://openalex.org/W2761398658","https://openalex.org/W2785117529","https://openalex.org/W2973285591","https://openalex.org/W3149259355","https://openalex.org/W6712458530"],"related_works":["https://openalex.org/W108845024","https://openalex.org/W2406961474","https://openalex.org/W4300125793","https://openalex.org/W2578985712","https://openalex.org/W2952598754","https://openalex.org/W3042106073","https://openalex.org/W2143566611","https://openalex.org/W4251460363","https://openalex.org/W2013839957","https://openalex.org/W3196607417"],"abstract_inverted_index":{"This":[0,75],"paper":[1,76],"proposes":[2],"a":[3,65,87,158],"method":[4,37,125],"for":[5,165,173],"exhaustive":[6],"search":[7,124],"of":[8,12,48,58,68,99,116,130,163,171],"efficient":[9,40],"FPGA":[10],"implementations":[11],"generalized":[13],"parallel":[14],"counters":[15],"(GPCs)":[16],"that":[17,60,82],"have":[18,72],"not":[19],"yet":[20],"been":[21,73],"discovered.":[22],"Multi-input":[23],"addition":[24],"is":[25],"the":[26,106,113,122,128,161,169],"core":[27],"operation":[28],"in":[29,64,86,127,157,160],"multiplier":[30,150],"circuits":[31,151,155,167],"and":[32,104,112,142,152,168],"multiply-accumulate":[33],"circuits.":[34,176],"A":[35],"known":[36],"to":[38,78,110,148],"construct":[39,149],"multiinput":[41],"adders":[42,50],"on":[43],"FPGAs":[44],"involves":[45],"building":[46],"trees":[47],"full":[49],"extended":[51],"into":[52],"GPCs.":[53],"To":[54],"date,":[55],"three":[56],"types":[57],"GPCs":[59,81,147],"can":[61,83],"be":[62,84],"implemented":[63,85],"single":[66,88],"slice":[67,89],"Xilinx":[69],"7":[70],"series":[71],"identified.":[74],"attempts":[77],"find":[79],"other":[80,175],"exhaustively.":[90],"We":[91],"enumerate":[92],"possible":[93],"GPC":[94],"input-output":[95],"specifications":[96],"with":[97],"output":[98],"five":[100,131],"bits":[101],"or":[102],"less":[103],"determine":[105],"connections":[107],"from":[108],"inputs":[109],"LUTs":[111,117],"truth":[114],"tables":[115],"if":[118],"they":[119],"exist.":[120],"Running":[121],"proposed":[123],"resulted":[126,156],"discovery":[129],"new":[132],"GPCs:":[133],"$(\\mathbf{1,":[134],"2,":[135],"6;":[136],"4}),(4,2,5;":[137],"5)$,":[138,141],"$(1,2,4,4;":[139],"5),(1,3,1,6;":[140],"(1,3,3,4;5).":[143],"Furthermore,":[144],"using":[145],"these":[146],"multi-input":[153],"adder":[154],"reduction":[159],"number":[162,170],"slices":[164],"two":[166,174],"stages":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}