{"id":"https://openalex.org/W4405846411","doi":"https://doi.org/10.1109/apccas62602.2024.10808421","title":"A 10-bit Two-Stage Pipeline SAR ADC in 55nm CMOS for Compute-in-Memory Applications","display_name":"A 10-bit Two-Stage Pipeline SAR ADC in 55nm CMOS for Compute-in-Memory Applications","publication_year":2024,"publication_date":"2024-11-07","ids":{"openalex":"https://openalex.org/W4405846411","doi":"https://doi.org/10.1109/apccas62602.2024.10808421"},"language":"en","primary_location":{"id":"doi:10.1109/apccas62602.2024.10808421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114139317","display_name":"Xiapeng Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiapeng Xu","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104341011","display_name":"Yongteng Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongteng Ma","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074291976","display_name":"Xiaopeng Yu","orcid":"https://orcid.org/0000-0002-4531-6645"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"XuLiang Yu","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104264121","display_name":"Fanzi Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fanzi Meng","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090222712","display_name":"Wei-Han Yu","orcid":"https://orcid.org/0000-0002-9079-5227"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Wei-Han Yu","raw_affiliation_strings":["Institute of Microelectronics and the Faculty of Science and Technology-ECE University of Macau,Macau,China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics and the Faculty of Science and Technology-ECE University of Macau,Macau,China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007136043","display_name":"Liang Zhao","orcid":"https://orcid.org/0000-0002-1568-990X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Zhao","raw_affiliation_strings":["Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,College of Information Science and Electronic Engineering,Hangzhou,China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5114139317"],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.8808,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75538992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"140","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.7713048458099365},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7353518009185791},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7308168411254883},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6324916481971741},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.578190267086029},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4870794117450714},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4602043330669403},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4378981590270996},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39964985847473145},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3163820505142212},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2637227177619934},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21326258778572083},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19449594616889954},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08051154017448425}],"concepts":[{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.7713048458099365},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7353518009185791},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7308168411254883},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6324916481971741},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.578190267086029},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4870794117450714},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4602043330669403},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4378981590270996},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39964985847473145},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3163820505142212},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2637227177619934},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21326258778572083},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19449594616889954},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08051154017448425},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas62602.2024.10808421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1552257500","https://openalex.org/W2169707891","https://openalex.org/W2535216656","https://openalex.org/W2808561611","https://openalex.org/W2920269209","https://openalex.org/W2974585810","https://openalex.org/W2990797940","https://openalex.org/W3045216746","https://openalex.org/W3061567197","https://openalex.org/W3134195144","https://openalex.org/W4220882094","https://openalex.org/W4280621230","https://openalex.org/W4319431713","https://openalex.org/W4362566383","https://openalex.org/W4392944757","https://openalex.org/W4392981022"],"related_works":["https://openalex.org/W2488845768","https://openalex.org/W2805237214","https://openalex.org/W3128305238","https://openalex.org/W2765701569","https://openalex.org/W2593068112","https://openalex.org/W2915814539","https://openalex.org/W4387941295","https://openalex.org/W4391381487","https://openalex.org/W2897882318","https://openalex.org/W2805845672"],"abstract_inverted_index":{"Successive":[0],"approximation":[1],"register":[2],"(SAR)":[3],"ADCs":[4],"are":[5,15,47],"commonly":[6],"used":[7],"in":[8,50,96],"compute-in-memory":[9],"(CIM)":[10],"applications,":[11],"but":[12,46],"their":[13],"efficiencies":[14],"limited":[16],"by":[17],"the":[18,26,32,103,117,133,138,143,147,152],"total":[19,118],"capacitor":[20,44],"area":[21],"which":[22,63],"exponentially":[23],"increases":[24],"with":[25,41,74,102],"resolution.":[27],"Pipelined":[28],"ADC":[29,62,69,79,101,126,136,149],"architectures,":[30],"on":[31,85],"other":[33],"hand,":[34],"can":[35,150],"achieve":[36],"high":[37],"speed":[38],"and":[39,83],"resolution":[40,105],"a":[42,58,65,86,122],"smaller":[43],"area,":[45],"seldom":[48],"explored":[49],"CIM":[51,157],"applications.":[52],"In":[53],"this":[54],"study,":[55],"we":[56],"propose":[57],"10-bit,":[59],"two-stage":[60,123],"pipelined":[61,78],"splits":[64],"single":[66],"high-resolution":[67],"SAR":[68,100,125,135],"into":[70],"two":[71],"independent":[72],"sub-ADCs":[73],"lower":[75,129],"resolutions.":[76],"The":[77,112],"design":[80],"is":[81,106,127],"implemented":[82],"evaluated":[84],"55":[87],"nm":[88],"CMOS":[89],"platform":[90],"to":[91],"explore":[92],"its":[93],"potential":[94],"applications":[95],"CIM.":[97],"A":[98],"single-stage":[99,134],"same":[104,139],"also":[107],"designed":[108],"for":[109],"comparative":[110],"analysis.":[111],"simulation":[113],"results":[114],"suggest":[115],"that":[116,131],"power":[119],"consumption":[120],"of":[121,132,146,155],"pipeline":[124,148],"significantly":[128],"than":[130],"at":[137],"sampling":[140],"rate.":[141],"Moreover,":[142],"reduced":[144],"footprint":[145],"boost":[151],"data":[153],"throughput":[154],"RRAM-based":[156],"macros.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}