{"id":"https://openalex.org/W4405846301","doi":"https://doi.org/10.1109/apccas62602.2024.10808289","title":"GRS: A General RISC-V SIMD Vector Acceleration Processor for Artificial Intelligence Applications","display_name":"GRS: A General RISC-V SIMD Vector Acceleration Processor for Artificial Intelligence Applications","publication_year":2024,"publication_date":"2024-11-07","ids":{"openalex":"https://openalex.org/W4405846301","doi":"https://doi.org/10.1109/apccas62602.2024.10808289"},"language":"en","primary_location":{"id":"doi:10.1109/apccas62602.2024.10808289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024665361","display_name":"Zhou Wang","orcid":"https://orcid.org/0000-0001-8526-5136"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Zhou Wang","raw_affiliation_strings":["Imperial College London,London,UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London,London,UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114193997","display_name":"Haochen Du","orcid":null},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Haochen Du","raw_affiliation_strings":["Hong Kong University of Science and Technology,School of Engineering,Hongkong,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hong Kong University of Science and Technology,School of Engineering,Hongkong,China","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045832738","display_name":"Jiuren Zhou","orcid":"https://orcid.org/0000-0002-0915-5354"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiuren Zhou","raw_affiliation_strings":["Xidian University,School of Microelectronics,Xi’an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,School of Microelectronics,Xi’an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114160786","display_name":"Yang Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Zhou","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102970719","display_name":"Xiaonan Tang","orcid":"https://orcid.org/0000-0003-3467-1059"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xiaonan Tang","raw_affiliation_strings":["Beijing Wisemay Science and Technology Co.,Ltd.,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Wisemay Science and Technology Co.,Ltd.,Beijing,China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008918891","display_name":"Tianchun Ye","orcid":"https://orcid.org/0000-0002-2384-9037"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianchun Ye","raw_affiliation_strings":["Institute of Microelectronics of Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032344424","display_name":"Shaojun Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026870474","display_name":"Shushan Qiao","orcid":"https://orcid.org/0000-0002-9102-2111"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shushan Qiao","raw_affiliation_strings":["Institute of Microelectronics of Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21133963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"702","last_page":"706"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9212999939918518,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9212999939918518,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9099000096321106,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8606233596801758},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.7414369583129883},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7025567293167114},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5804718732833862},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5650800466537476},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.42296403646469116},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.37091344594955444},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2980925440788269},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0993867814540863}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8606233596801758},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.7414369583129883},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7025567293167114},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5804718732833862},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5650800466537476},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.42296403646469116},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.37091344594955444},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2980925440788269},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0993867814540863},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas62602.2024.10808289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2122410182","https://openalex.org/W2490662969","https://openalex.org/W2513554817","https://openalex.org/W2520759911","https://openalex.org/W2593332841","https://openalex.org/W2922220370","https://openalex.org/W2994193159","https://openalex.org/W4307079523","https://openalex.org/W4383501599","https://openalex.org/W4386764085","https://openalex.org/W4400810947","https://openalex.org/W4400811177","https://openalex.org/W6763190703"],"related_works":["https://openalex.org/W4396938741","https://openalex.org/W2972668081","https://openalex.org/W3205109693","https://openalex.org/W3128172908","https://openalex.org/W2111126047","https://openalex.org/W7941220","https://openalex.org/W2038729084","https://openalex.org/W1577790836","https://openalex.org/W2099763292","https://openalex.org/W4240550029"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"GRS":[5,33,58,73,111],"(General":[6],"RISC-V":[7],"SIMD),":[8],"a":[9,60,118],"64-bit":[10],"vector":[11,17,82,104],"processor":[12,105],"based":[13],"on":[14],"the":[15,35,81,89,102,107],"RISC-V\u2019s":[16],"extension,":[18],"for":[19,122],"Artificial":[20],"Intelligence":[21],"applications.":[22],"This":[23],"article":[24],"proposes":[25],"an":[26],"improvement":[27],"scheme":[28],"with":[29,101],"three":[30],"characteristics.":[31],"Firstly,":[32],"supports":[34],"Call":[36],"Mechanism":[37],"of":[38,92,110],"Quad":[39],"Pipelining":[40],"(CMQP)":[41],"in":[42],"certain":[43,48],"optimization":[44],"scenarios":[45],"to":[46,66,80,85,95],"skip":[47],"pipelining":[49],"levels":[50],"while":[51],"performing":[52],"repetitive":[53],"or":[54],"redundant":[55],"calculations.":[56],"Secondly,":[57],"adopts":[59],"Lane":[61],"Self":[62],"Tuning":[63],"Technique":[64],"(LSTT)":[65],"match":[67],"different":[68],"computational":[69],"task":[70],"requirements.":[71],"Thirdly,":[72],"adds":[74],"Logic":[75],"Operation":[76],"Capabilities":[77],"Inside":[78],"(LOCI)":[79],"processing":[83],"unit":[84],"share":[86],"and":[87],"reduce":[88],"interaction":[90],"cost":[91],"control":[93],"logic":[94],"further":[96],"improve":[97],"chip":[98],"performance.":[99],"Compared":[100],"advanced":[103],"ARA,":[106],"energy":[108],"consumption":[109],"has":[112],"been":[113],"1.77":[114],"times":[115],"by":[116],"using":[117],"28nm":[119],"CMOS":[120],"process":[121],"evaluation.":[123]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}