{"id":"https://openalex.org/W4405846665","doi":"https://doi.org/10.1109/apccas62602.2024.10808244","title":"An Automated Design Platform for ReRAM-based DNN Accelerators with Hardware-Software Co-exploration","display_name":"An Automated Design Platform for ReRAM-based DNN Accelerators with Hardware-Software Co-exploration","publication_year":2024,"publication_date":"2024-11-07","ids":{"openalex":"https://openalex.org/W4405846665","doi":"https://doi.org/10.1109/apccas62602.2024.10808244"},"language":"en","primary_location":{"id":"doi:10.1109/apccas62602.2024.10808244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035801033","display_name":"Yung\u2010Cheng Lai","orcid":"https://orcid.org/0000-0003-4927-227X"},"institutions":[{"id":"https://openalex.org/I173093425","display_name":"Chang Gung University","ror":"https://ror.org/00d80zx46","country_code":"TW","type":"education","lineage":["https://openalex.org/I173093425"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yung-Cheng Lai","raw_affiliation_strings":["Chang Gung University,Dept. of Computer Science & Information Engineering,Taoyuan,R.O.C"],"affiliations":[{"raw_affiliation_string":"Chang Gung University,Dept. of Computer Science & Information Engineering,Taoyuan,R.O.C","institution_ids":["https://openalex.org/I173093425"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040490523","display_name":"Chin-Fu Nien","orcid":"https://orcid.org/0000-0002-1892-6691"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Fu Nien","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Dept. of Electronics and Electrical Engineering,Hsinchu,R.O.C"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Dept. of Electronics and Electrical Engineering,Hsinchu,R.O.C","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035801033"],"corresponding_institution_ids":["https://openalex.org/I173093425"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22843882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"144","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9810000061988831,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12702","display_name":"Brain Tumor Detection and Classification","score":0.9555000066757202,"subfield":{"id":"https://openalex.org/subfields/2808","display_name":"Neurology"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7756946086883545},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6990761160850525},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5905686616897583},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5711939334869385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4975569546222687},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4510684013366699},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28867366909980774},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09669229388237},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.05792739987373352}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7756946086883545},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6990761160850525},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5905686616897583},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5711939334869385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4975569546222687},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4510684013366699},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28867366909980774},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09669229388237},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.05792739987373352},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas62602.2024.10808244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1971319818","https://openalex.org/W2010202670","https://openalex.org/W2160815625","https://openalex.org/W2625298476","https://openalex.org/W2768104155","https://openalex.org/W2782046614","https://openalex.org/W2798616445","https://openalex.org/W2968265130","https://openalex.org/W2998936172","https://openalex.org/W3006150812","https://openalex.org/W3011974631","https://openalex.org/W3022053993","https://openalex.org/W3089883684","https://openalex.org/W3092334294","https://openalex.org/W3173836593","https://openalex.org/W3201198776","https://openalex.org/W4212821339","https://openalex.org/W4226024151","https://openalex.org/W4226176885","https://openalex.org/W4243519499","https://openalex.org/W4280615760","https://openalex.org/W4317793494","https://openalex.org/W4387887223","https://openalex.org/W6705165511","https://openalex.org/W6798528302","https://openalex.org/W6861156881"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W2952918855","https://openalex.org/W1970117475","https://openalex.org/W4396815615","https://openalex.org/W3161624601","https://openalex.org/W2075768084","https://openalex.org/W2934597797"],"abstract_inverted_index":{"Deep":[0],"neural":[1],"networks":[2],"(DNNs)":[3],"have":[4],"gained":[5],"significant":[6],"attention":[7],"due":[8],"to":[9,35,110,129],"their":[10],"powerful":[11],"feature":[12],"learning":[13],"capabilities.":[14],"Traditional":[15],"von":[16],"Neumann":[17],"architecture":[18,82],"faces":[19],"data":[20],"transfer":[21],"bottlenecks":[22],"between":[23,77],"computation":[24],"and":[25,80,95,136,155,164,173],"memory,":[26],"hindering":[27],"processing":[28],"efficiency.":[29],"One":[30],"of":[31,87,133,152,161],"the":[32,61,74,78,85,98,112,115,131,159],"solutions":[33],"is":[34,126],"use":[36],"Resistive":[37],"Random":[38],"Access":[39],"Memory":[40],"(ReRAM)":[41],"for":[42,91],"realizing":[43],"Computing-In-Memory":[44],"(CIM)":[45],"architectures,":[46],"enabling":[47],"rapid":[48],"Matrix-Vector":[49],"Multiplication":[50],"(MVM)":[51],"operations,":[52],"thus":[53],"accelerating":[54],"DNN":[55,79,113],"computations.":[56],"While":[57],"designers":[58],"could":[59],"optimize":[60],"design":[62],"using":[63],"hardware":[64,81],"simulation":[65],"tools":[66],"before":[67],"fabrication,":[68],"manual":[69],"adjustments":[70],"are":[71],"time-consuming.":[72],"Additionally,":[73],"mutual":[75],"influence":[76,160],"further":[83],"exacerbates":[84],"complexity":[86],"such":[88],"designs,":[89],"particularly":[90],"those":[92],"lacking":[93],"experience":[94],"expertise":[96],"in":[97],"field.":[99],"In":[100],"this":[101],"work,":[102],"we":[103],"propose":[104],"an":[105,149],"automation":[106],"platform":[107],"that":[108,143],"aims":[109],"co-design":[111],"with":[114],"underlying":[116],"ReRAM-based":[117],"accelerators":[118],"through":[119],"parameter":[120],"search":[121],"strategies.":[122],"A":[123],"training":[124,146],"strategy":[125],"also":[127],"proposed":[128,145],"mitigate":[130],"impact":[132],"ReRAM":[134],"variation":[135,163],"Stuck-At-1":[137],"(SA1)":[138],"fault.":[139],"Simulation":[140],"results":[141],"show":[142],"our":[144],"approach":[147],"maintains":[148],"average":[150],"accuracy":[151],"$89.9":[153],"\\%$":[154],"$77.9":[156],"\\%$,":[157],"under":[158],"ReRAM-induced":[162],"Stuck-At-Fault":[165],"(SAF),":[166],"respectively,":[167],"outperforming":[168],"${8":[169],"4.":[170],"5":[171],"\\%}$":[172,176],"${9.":[174],"6":[175],"offered":[177],"by":[178],"MNSIM.":[179]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}