{"id":"https://openalex.org/W4405845875","doi":"https://doi.org/10.1109/apccas62602.2024.10808209","title":"Design Exploration of In-Situ Error Correction for Multi-Bit Computation-in-Memory Circuits","display_name":"Design Exploration of In-Situ Error Correction for Multi-Bit Computation-in-Memory Circuits","publication_year":2024,"publication_date":"2024-11-07","ids":{"openalex":"https://openalex.org/W4405845875","doi":"https://doi.org/10.1109/apccas62602.2024.10808209"},"language":"en","primary_location":{"id":"doi:10.1109/apccas62602.2024.10808209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101667105","display_name":"Ting\u2010An Lin","orcid":"https://orcid.org/0009-0004-3652-8859"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ting-An Lin","raw_affiliation_strings":["National Yang Ming Chiao Tung University,International College of Semiconductor Technology,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,International College of Semiconductor Technology,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066525875","display_name":"Po-Tsang Huang","orcid":"https://orcid.org/0000-0001-8679-2755"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Tsang Huang","raw_affiliation_strings":["National Yang Ming Chiao Tung University,International College of Semiconductor Technology,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,International College of Semiconductor Technology,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101667105"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22785251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"174","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7026567459106445},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5919932126998901},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5385134816169739},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5223245024681091},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5035609602928162},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4275325536727905},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34147849678993225},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32696402072906494},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24462023377418518},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15636765956878662},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11494576930999756}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7026567459106445},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5919932126998901},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5385134816169739},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5223245024681091},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5035609602928162},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4275325536727905},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34147849678993225},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32696402072906494},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24462023377418518},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15636765956878662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11494576930999756},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas62602.2024.10808209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas62602.2024.10808209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2194775991","https://openalex.org/W2884367402","https://openalex.org/W2946522000","https://openalex.org/W3009878528","https://openalex.org/W3022053993","https://openalex.org/W3139348684","https://openalex.org/W3201655817","https://openalex.org/W3211724015","https://openalex.org/W4207063504","https://openalex.org/W4226216109","https://openalex.org/W4286571874","https://openalex.org/W4293024037","https://openalex.org/W4366205946","https://openalex.org/W4376131445","https://openalex.org/W6779227296"],"related_works":["https://openalex.org/W2110991008","https://openalex.org/W2000201823","https://openalex.org/W2042832476","https://openalex.org/W2149051075","https://openalex.org/W2061536619","https://openalex.org/W1927459197","https://openalex.org/W2554735846","https://openalex.org/W2394408226","https://openalex.org/W3041678444","https://openalex.org/W2980142988"],"abstract_inverted_index":{"As":[0],"computational":[1,70],"complexity":[2],"continues":[3],"to":[4,39,86,89],"rise,":[5],"the":[6,73,91,102,116,143],"effective":[7],"design":[8],"of":[9,93,118,145],"computation-in-memory":[10],"(CIM)":[11],"circuits":[12],"using":[13],"high-precision":[14],"embedded":[15],"non-volatile":[16],"memory":[17,68],"for":[18,44,181],"convolutional":[19,158],"neural":[20],"networks":[21],"(CNNs)":[22],"becomes":[23],"increasingly":[24],"critical.":[25],"Errors":[26],"may":[27],"arise":[28],"from":[29],"factors":[30],"such":[31],"as":[32,133],"conductance":[33],"drift.":[34],"This":[35],"study":[36],"specifically":[37],"aims":[38],"develop":[40],"a":[41,167],"simulation":[42],"framework":[43],"in-situ":[45,56],"error":[46,57,63,111,120,135,146],"correction":[47,58,136],"within":[48],"multi-bit":[49],"CIM":[50],"circuits.":[51],"The":[52,82],"focus":[53],"lies":[54],"on":[55,96,122,152],"methods":[59],"that":[60],"enable":[61],"immediate":[62],"detection":[64],"and":[65,79,115,128,142,155,165],"rectification":[66],"during":[67],"or":[69],"operations":[71],"at":[72],"exact":[74],"location":[75],"where":[76],"data":[77],"processing":[78],"storage":[80],"occur.":[81],"main":[83],"objective":[84],"is":[85,150],"investigate":[87],"ways":[88],"minimize":[90],"impact":[92],"these":[94],"errors":[95,107],"model":[97],"accuracy.":[98,123],"Utilizing":[99],"this":[100,125],"framework,":[101],"research":[103],"delves":[104,129],"into":[105,131],"hardware":[106,140],"in":[108,183],"CIM,":[109],"exploring":[110],"causes,":[112],"statistical":[113],"patterns,":[114],"effects":[117],"extreme":[119],"values":[121],"Additionally,":[124],"work":[126],"introduces":[127],"deeply":[130],"clamping":[132,163],"an":[134],"mechanism.":[137],"To":[138],"enhance":[139],"efficiency":[141],"effectiveness":[144],"correction,":[147],"particular":[148],"emphasis":[149],"placed":[151],"high-bit":[153],"weights":[154],"safeguarding":[156],"sensitive":[157],"layers.":[159],"Furthermore,":[160],"establishing":[161],"appropriate":[162],"thresholds":[164],"employing":[166],"well-suited":[168],"array-based":[169],"output":[170],"grouping":[171],"strategy":[172],"are":[173],"essential.":[174],"These":[175],"strategies":[176],"offer":[177],"clear":[178],"optimization":[179],"paths":[180],"CNNs":[182],"targeted":[184],"application":[185],"scenarios.":[186]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}