{"id":"https://openalex.org/W4364857864","doi":"https://doi.org/10.1109/apccas55924.2022.10090301","title":"A Hybrid Method for Signal Probability Estimation with Combinational Circuits","display_name":"A Hybrid Method for Signal Probability Estimation with Combinational Circuits","publication_year":2022,"publication_date":"2022-11-11","ids":{"openalex":"https://openalex.org/W4364857864","doi":"https://doi.org/10.1109/apccas55924.2022.10090301"},"language":"en","primary_location":{"id":"doi:10.1109/apccas55924.2022.10090301","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/apccas55924.2022.10090301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052446707","display_name":"Chunhong Chen","orcid":"https://orcid.org/0000-0003-2437-5424"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Chunhong Chen","raw_affiliation_strings":["University of Windsor,Department of Electrical and Computer Engineering,Windsor,Ontario,Canada,N9B 3P4"],"affiliations":[{"raw_affiliation_string":"University of Windsor,Department of Electrical and Computer Engineering,Windsor,Ontario,Canada,N9B 3P4","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053513252","display_name":"Suoyue Zhan","orcid":"https://orcid.org/0000-0002-9664-1683"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Suoyue Zhan","raw_affiliation_strings":["University of Windsor,Department of Electrical and Computer Engineering,Windsor,Ontario,Canada,N9B 3P4"],"affiliations":[{"raw_affiliation_string":"University of Windsor,Department of Electrical and Computer Engineering,Windsor,Ontario,Canada,N9B 3P4","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052446707"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.4994367,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.7346420288085938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6383461952209473},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.631145715713501},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.532128095626831},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5313915014266968},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.521784782409668},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4968302547931671},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43396249413490295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34705352783203125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10530000925064087}],"concepts":[{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.7346420288085938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6383461952209473},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.631145715713501},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.532128095626831},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5313915014266968},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.521784782409668},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4968302547931671},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43396249413490295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34705352783203125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10530000925064087},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas55924.2022.10090301","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/apccas55924.2022.10090301","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1984698032","https://openalex.org/W1998921161","https://openalex.org/W2028471996","https://openalex.org/W2030224590","https://openalex.org/W2038704324","https://openalex.org/W2065603984","https://openalex.org/W2112747363","https://openalex.org/W2137917061","https://openalex.org/W2165212115","https://openalex.org/W2908226073","https://openalex.org/W3141297747","https://openalex.org/W4236039924"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W2088006178","https://openalex.org/W1532891187","https://openalex.org/W2069145203","https://openalex.org/W63550369","https://openalex.org/W2108605716","https://openalex.org/W2085176210","https://openalex.org/W4362719849"],"abstract_inverted_index":{"Signal":[0],"probability":[1,19,49],"is":[2,98],"one":[3],"of":[4,13,54,107],"the":[5,11,52,95],"most":[6],"important":[7],"factors":[8],"in":[9,57],"evaluating":[10],"performance":[12],"digital":[14],"circuits.":[15],"However,":[16],"estimating":[17],"signal":[18,28,32,48,55,61],"for":[20,67],"large":[21],"circuits":[22,92],"could":[23],"be":[24],"difficult":[25],"due":[26],"to":[27,46,59],"delay":[29],"and/or":[30],"complex":[31],"correlations":[33,56,81],"caused":[34],"by":[35,50],"reconvergent":[36],"fanouts.":[37],"In":[38],"this":[39],"paper,":[40],"we":[41],"propose":[42],"a":[43,104],"hybrid":[44],"approach":[45],"estimate":[47],"categorizing":[51],"strength":[53],"order":[58],"propagate":[60],"probabilities":[62],"through":[63],"logic":[64],"gates.":[65],"Probabilities":[66],"signals":[68],"with":[69,79,103],"strong":[70],"correlation":[71],"are":[72,82],"calculated":[73],"directly":[74],"and":[75,101],"accurately,":[76],"while":[77],"those":[78],"relatively-weak":[80],"evaluated":[83],"using":[84],"local":[85],"bit-stream":[86],"simulations.":[87],"Simulation":[88],"results":[89],"on":[90],"benchmark":[91],"show":[93],"that":[94],"proposed":[96],"method":[97],"both":[99],"efficient":[100],"effective":[102],"high":[105],"level":[106],"accuracy.":[108]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}