{"id":"https://openalex.org/W4364860222","doi":"https://doi.org/10.1109/apccas55924.2022.10090287","title":"An LUT-Based Multiplier Array for Systolic Array-Based Convolutional Neural Network Accelerator","display_name":"An LUT-Based Multiplier Array for Systolic Array-Based Convolutional Neural Network Accelerator","publication_year":2022,"publication_date":"2022-11-11","ids":{"openalex":"https://openalex.org/W4364860222","doi":"https://doi.org/10.1109/apccas55924.2022.10090287"},"language":"en","primary_location":{"id":"doi:10.1109/apccas55924.2022.10090287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas55924.2022.10090287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100343906","display_name":"Min Liu","orcid":"https://orcid.org/0000-0002-5118-8424"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Liu","raw_affiliation_strings":["School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University,VLSI Lab,Shenzhen,China","VLSI Lab, School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University,VLSI Lab,Shenzhen,China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"VLSI Lab, School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101585746","display_name":"Yifan He","orcid":"https://orcid.org/0009-0001-8664-037X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yifan He","raw_affiliation_strings":["Reconova Technologies Co., Ltd.,Xiamen,China","Reconova Technologies Co., Ltd., Xiamen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Reconova Technologies Co., Ltd.,Xiamen,China","institution_ids":[]},{"raw_affiliation_string":"Reconova Technologies Co., Ltd., Xiamen, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University,VLSI Lab,Shenzhen,China","VLSI Lab, School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University,VLSI Lab,Shenzhen,China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"VLSI Lab, School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8398137092590332},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8057692646980286},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.7603887319564819},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.7133949398994446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6277321577072144},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5673201084136963},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.4621065557003021},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39063453674316406},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36325353384017944},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34341615438461304},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.34203821420669556},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3299761712551117},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.2928529679775238},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23216253519058228},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2091415524482727},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12849050760269165}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8398137092590332},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8057692646980286},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.7603887319564819},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.7133949398994446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6277321577072144},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5673201084136963},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.4621065557003021},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39063453674316406},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36325353384017944},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34341615438461304},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.34203821420669556},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3299761712551117},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2928529679775238},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23216253519058228},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2091415524482727},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12849050760269165},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas55924.2022.10090287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas55924.2022.10090287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[{"id":"https://openalex.org/G6781766220","display_name":null,"funder_award_id":"62074005","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1575439038","https://openalex.org/W1686810756","https://openalex.org/W1990315422","https://openalex.org/W2017369466","https://openalex.org/W2067523571","https://openalex.org/W2097117768","https://openalex.org/W2163605009","https://openalex.org/W2236988532","https://openalex.org/W2593564159","https://openalex.org/W2946572707","https://openalex.org/W2952857977","https://openalex.org/W2962835968","https://openalex.org/W2963042536","https://openalex.org/W4247470470","https://openalex.org/W4297416628","https://openalex.org/W6638444622","https://openalex.org/W6684191040"],"related_works":["https://openalex.org/W4241715658","https://openalex.org/W3177146614","https://openalex.org/W3211326388","https://openalex.org/W2136544647","https://openalex.org/W2897384411","https://openalex.org/W2770717529","https://openalex.org/W2992641854","https://openalex.org/W2092836597","https://openalex.org/W3161115651","https://openalex.org/W2219310407"],"abstract_inverted_index":{"With":[0],"the":[1,33,38,47,66,74,105,129],"booming":[2],"of":[3,41],"artificial":[4],"intelligence,":[5],"convolutional":[6,89],"neural":[7],"networks":[8],"(CNNs)":[9],"have":[10],"attracted":[11],"widespread":[12],"attention.":[13],"In":[14],"this":[15],"paper,":[16],"a":[17,84],"look-up":[18],"table":[19],"(LUT)":[20],"based":[21,43],"multiplier":[22,49,79],"array":[23,50,80,87],"is":[24,81],"proposed":[25,48,78,106],"for":[26,88],"convolution":[27],"in":[28,59,65,83,99,115],"CNNs,":[29],"where":[30],"multiplications":[31],"play":[32],"critical":[34],"role.":[35],"By":[36],"exploring":[37],"distinctive":[39],"features":[40],"CNNs":[42],"on":[44],"systolic":[45],"array,":[46],"pre-computes":[51],"all":[52],"possible":[53],"partial":[54,63],"products":[55,64],"and":[56,96,112],"stores":[57],"them":[58],"an":[60,100],"LUT.":[61],"The":[62,77],"LUT":[67],"are":[68],"reused":[69],"multiple":[70],"times":[71],"to":[72,110,128],"reduce":[73],"switching":[75],"activities.":[76],"employed":[82],"multiply-and-accumulate":[85],"(MAC)":[86],"calculations.":[90],"Implemented":[91],"with":[92,132],"different":[93],"bit":[94],"widths":[95],"clock":[97],"frequencies":[98],"industrial":[101],"65-nm":[102],"CMOS":[103],"technology,":[104],"design":[107],"achieves":[108],"up":[109],"23.34%":[111],"33.26%":[113],"reduction":[114],"power":[116,121],"consumption":[117],"as":[118,120,126],"well":[119],"area":[122],"product":[123],"(PAP),":[124],"respectively,":[125],"compared":[127],"reference":[130],"designs":[131],"various":[133],"conventional":[134],"multipliers.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}