{"id":"https://openalex.org/W4210371445","doi":"https://doi.org/10.1109/apccas51387.2021.9687738","title":"Novel Gate Tracking and N-well Control Circuit for $2\\times \\text{VDD}$ Tolerant I/O Buffer","display_name":"Novel Gate Tracking and N-well Control Circuit for $2\\times \\text{VDD}$ Tolerant I/O Buffer","publication_year":2021,"publication_date":"2021-11-22","ids":{"openalex":"https://openalex.org/W4210371445","doi":"https://doi.org/10.1109/apccas51387.2021.9687738"},"language":"en","primary_location":{"id":"doi:10.1109/apccas51387.2021.9687738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas51387.2021.9687738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071769928","display_name":"Dharmaray Nedalgi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Dharmaray Nedalgi","raw_affiliation_strings":["Intel Technology India Pvt Ltd,Bengaluru,India","Intel Technology India Pvt Ltd, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt Ltd,Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Technology India Pvt Ltd, Bengaluru, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007372645","display_name":"Saroja V. Siddamal","orcid":"https://orcid.org/0000-0002-9579-9980"},"institutions":[{"id":"https://openalex.org/I3132975163","display_name":"KLE Technological University","ror":"https://ror.org/04yh52k23","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132975163"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Saroja V. Siddamal","raw_affiliation_strings":["KLE Technological University,Department of Electronics and Communication,Hubli,India"],"affiliations":[{"raw_affiliation_string":"KLE Technological University,Department of Electronics and Communication,Hubli,India","institution_ids":["https://openalex.org/I3132975163"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5071769928"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.3008,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58061859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"93","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.759562075138092},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.739787757396698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5536257028579712},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5141615867614746},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.49120089411735535},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4736691117286682},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.46636447310447693},{"id":"https://openalex.org/keywords/tracking","display_name":"Tracking (education)","score":0.46149998903274536},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43497148156166077},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4175887405872345},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4140917956829071},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37108901143074036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32351556420326233},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26459139585494995},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1659739911556244},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13528671860694885}],"concepts":[{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.759562075138092},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.739787757396698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5536257028579712},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5141615867614746},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.49120089411735535},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4736691117286682},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.46636447310447693},{"id":"https://openalex.org/C2775936607","wikidata":"https://www.wikidata.org/wiki/Q466845","display_name":"Tracking (education)","level":2,"score":0.46149998903274536},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43497148156166077},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4175887405872345},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4140917956829071},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37108901143074036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32351556420326233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26459139585494995},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1659739911556244},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13528671860694885},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C19417346","wikidata":"https://www.wikidata.org/wiki/Q7922","display_name":"Pedagogy","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas51387.2021.9687738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas51387.2021.9687738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1587657032","https://openalex.org/W1589632217","https://openalex.org/W2140229217","https://openalex.org/W2144725761","https://openalex.org/W2152525104","https://openalex.org/W2164902374","https://openalex.org/W3082521062"],"related_works":["https://openalex.org/W2358708508","https://openalex.org/W2170979950","https://openalex.org/W2130342263","https://openalex.org/W2900067469","https://openalex.org/W2039299085","https://openalex.org/W2125510023","https://openalex.org/W2036232133","https://openalex.org/W2968511773","https://openalex.org/W1589514528","https://openalex.org/W2072004430"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"<tex>$2\\times":[4,64],"\\text{VDD}$</tex>":[5,65],"tolerant":[6,66],"I/O":[7,26,67],"buffer":[8,27,68],"with":[9],"low":[10],"voltage":[11,25],"(VDD)":[12],"devices.":[13,53],"The":[14,40,54],"novel":[15],"gate":[16,52],"tracking":[17],"circuit":[18],"and":[19,36],"N-well":[20],"control":[21],"circuits":[22],"in":[23,45,59],"mixed":[24],"is":[28,43],"proposed":[29,41],"to":[30],"solve":[31],"the":[32],"unwanted":[33],"leakage":[34],"paths":[35],"dynamic":[37],"power":[38],"loss.":[39],"design":[42,55],"implemented":[44],"22nm":[46],"FinFET":[47],"technology":[48,62],"using":[49],"1.8V":[50],"thick":[51],"can":[56],"be":[57],"used":[58],"any":[60],"CMOS":[61],"for":[63]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}