{"id":"https://openalex.org/W3117637419","doi":"https://doi.org/10.1109/apccas50809.2020.9301707","title":"ReRAM Device and Circuit Co-Design Challenges in Nano-scale CMOS Technology","display_name":"ReRAM Device and Circuit Co-Design Challenges in Nano-scale CMOS Technology","publication_year":2020,"publication_date":"2020-12-08","ids":{"openalex":"https://openalex.org/W3117637419","doi":"https://doi.org/10.1109/apccas50809.2020.9301707","mag":"3117637419"},"language":"en","primary_location":{"id":"doi:10.1109/apccas50809.2020.9301707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas50809.2020.9301707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100366004","display_name":"Lu Lu","orcid":"https://orcid.org/0000-0001-6745-622X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Lu Lu","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010974557","display_name":"Ju Eon Kim","orcid":"https://orcid.org/0000-0001-7630-6725"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ju Eon Kim","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036483744","display_name":"Vishal Sharma","orcid":"https://orcid.org/0000-0003-2618-0655"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Vishal Sharma","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100366004"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.5137,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.65938515,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9314612150192261},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.7519794702529907},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7355461120605469},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5525739192962646},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5296133756637573},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5227553844451904},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47947773337364197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4691148102283478},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4516129791736603},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.4150104522705078},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4074043333530426},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2776827812194824},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0601600706577301}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9314612150192261},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.7519794702529907},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7355461120605469},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5525739192962646},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5296133756637573},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5227553844451904},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47947773337364197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4691148102283478},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4516129791736603},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.4150104522705078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4074043333530426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2776827812194824},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0601600706577301},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas50809.2020.9301707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas50809.2020.9301707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1561498985","https://openalex.org/W1906827922","https://openalex.org/W1986056266","https://openalex.org/W2004823737","https://openalex.org/W2017403028","https://openalex.org/W2031582016","https://openalex.org/W2051736202","https://openalex.org/W2086601842","https://openalex.org/W2135650105","https://openalex.org/W2162279286","https://openalex.org/W2168091420","https://openalex.org/W2171656056","https://openalex.org/W2290682369","https://openalex.org/W2290796219","https://openalex.org/W2345132083","https://openalex.org/W2585561899","https://openalex.org/W2786091100","https://openalex.org/W6684927676"],"related_works":["https://openalex.org/W4312903428","https://openalex.org/W2621306919","https://openalex.org/W1966944787","https://openalex.org/W3173413269","https://openalex.org/W2032785938","https://openalex.org/W3185106882","https://openalex.org/W2909760123","https://openalex.org/W1980275992","https://openalex.org/W2761437135","https://openalex.org/W1980301972"],"abstract_inverted_index":{"ReRAMs":[0],"have":[1],"been":[2],"demonstrated":[3],"as":[4,40],"promising":[5],"next":[6],"generation":[7],"non-volatile":[8],"memory":[9],"solutions.":[10],"However,":[11],"they":[12],"still":[13],"employ":[14],"high":[15],"voltage,":[16],"creating":[17],"CMOS":[18,31,52],"reliability":[19],"issues.":[20],"This":[21],"paper":[22],"discusses":[23],"ReRAM":[24,36,47,101],"device":[25,37],"and":[26,43,46],"circuit":[27,48],"co-design":[28],"in":[29,50],"standard":[30],"technology.":[32,53],"We":[33],"investigate":[34],"various":[35],"parameters":[38],"such":[39],"resistance":[41,90],"values":[42],"set/reset":[44,107],"voltages,":[45],"operations":[49],"advanced":[51],"In":[54],"the":[55,67,72,77,84,88,106,111],"studied":[56],"1T1R":[57],"structure,":[58],"reset":[59],"operation":[60,69],"is":[61,97],"much":[62],"more":[63,109],"critical":[64],"compared":[65],"to":[66,99],"set":[68],"because":[70],"of":[71,87],"larger":[73],"voltage":[74,108],"drop":[75],"across":[76],"nMOS":[78],"access":[79],"transistor.":[80],"It":[81],"also":[82],"determines":[83],"lower":[85],"boundary":[86],"low":[89],"(LRS)":[91],"value.":[92],"For":[93],"scalable":[94],"ReRAM,":[95],"it":[96],"necessary":[98],"develop":[100],"technology":[102],"that":[103],"can":[104],"scale":[105],"than":[110],"resistance.":[112]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}