{"id":"https://openalex.org/W3000507817","doi":"https://doi.org/10.1109/apccas47518.2019.8953183","title":"On the Implementation of a Rotated Chaotic Lorenz System on FPGA","display_name":"On the Implementation of a Rotated Chaotic Lorenz System on FPGA","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3000507817","doi":"https://doi.org/10.1109/apccas47518.2019.8953183","mag":"3000507817"},"language":"en","primary_location":{"id":"doi:10.1109/apccas47518.2019.8953183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas47518.2019.8953183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004993786","display_name":"Hammam Orabi","orcid":"https://orcid.org/0000-0002-6416-1490"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Hammam Orabi","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Calgary, Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030410591","display_name":"Mohammed Elnawawy","orcid":"https://orcid.org/0000-0002-4367-8060"},"institutions":[{"id":"https://openalex.org/I199440890","display_name":"American University of Sharjah","ror":"https://ror.org/001g2fj96","country_code":"AE","type":"education","lineage":["https://openalex.org/I199440890"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Mohammed Elnawawy","raw_affiliation_strings":["Dept. of Computer Science and Engineering, American University of Sharjah, Sharjah, United Arab Emirates"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, American University of Sharjah, Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I199440890"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070187428","display_name":"Assim Sagahyroon","orcid":"https://orcid.org/0000-0001-7189-3940"},"institutions":[{"id":"https://openalex.org/I199440890","display_name":"American University of Sharjah","ror":"https://ror.org/001g2fj96","country_code":"AE","type":"education","lineage":["https://openalex.org/I199440890"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Assim Sagahyroon","raw_affiliation_strings":["Dept. of Computer Science and Engineering, American University of Sharjah, Sharjah, United Arab Emirates"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, American University of Sharjah, Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I199440890"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066105108","display_name":"Fadi Aloul","orcid":"https://orcid.org/0000-0001-5129-7789"},"institutions":[{"id":"https://openalex.org/I199440890","display_name":"American University of Sharjah","ror":"https://ror.org/001g2fj96","country_code":"AE","type":"education","lineage":["https://openalex.org/I199440890"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Fadi Aloul","raw_affiliation_strings":["Dept. of Computer Science and Engineering, American University of Sharjah, Sharjah, United Arab Emirates"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, American University of Sharjah, Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I199440890"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039814573","display_name":"Ahmed S. Elwakil","orcid":"https://orcid.org/0000-0002-3972-5434"},"institutions":[{"id":"https://openalex.org/I29891158","display_name":"University of Sharjah","ror":"https://ror.org/00engpz63","country_code":"AE","type":"education","lineage":["https://openalex.org/I29891158"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Ahmed S. Elwakil","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Sharjah, Sharjah, United Arab Emirates"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Sharjah, Sharjah, United Arab Emirates","institution_ids":["https://openalex.org/I29891158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102869443","display_name":"Ahmed G. Radwan","orcid":"https://orcid.org/0000-0001-6079-4138"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed G. Radwan","raw_affiliation_strings":["Dept. Engineering Mathematics and Physics, Cairo University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Dept. Engineering Mathematics and Physics, Cairo University, Cairo, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5004993786"],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":0.5792,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.67293447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"417","last_page":"422"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10244","display_name":"Chaos control and synchronization","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10244","display_name":"Chaos control and synchronization","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8785591125488281},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7810553312301636},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7796182632446289},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.7163887619972229},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5422471761703491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5064409971237183},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.48133406043052673},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.44554391503334045},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40589046478271484},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3780697286128998}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8785591125488281},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7810553312301636},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7796182632446289},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.7163887619972229},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5422471761703491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5064409971237183},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.48133406043052673},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.44554391503334045},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40589046478271484},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3780697286128998},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas47518.2019.8953183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas47518.2019.8953183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W142823505","https://openalex.org/W601637684","https://openalex.org/W2165578521","https://openalex.org/W2398714011","https://openalex.org/W2545252583","https://openalex.org/W2612264157","https://openalex.org/W2787554125","https://openalex.org/W2884699830","https://openalex.org/W2912570731","https://openalex.org/W2930908414","https://openalex.org/W2941461955"],"related_works":["https://openalex.org/W2612264157","https://openalex.org/W2606334304","https://openalex.org/W2736748092","https://openalex.org/W2614101859","https://openalex.org/W2921204258","https://openalex.org/W2182311365","https://openalex.org/W2291497312","https://openalex.org/W2004746104","https://openalex.org/W2092523997","https://openalex.org/W2976667443","https://openalex.org/W2545491606","https://openalex.org/W2297877708","https://openalex.org/W2119342078","https://openalex.org/W2334791447","https://openalex.org/W2332122163","https://openalex.org/W2982294623","https://openalex.org/W2555459543","https://openalex.org/W3163865366","https://openalex.org/W2386406460","https://openalex.org/W2955658984"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,12,88],"engineering":[3],"applications":[4],"of":[5,18,28,73,84,101,106],"chaos":[6],"include":[7],"multimedia":[8],"security,":[9],"disturbance":[10],"modeling":[11],"power":[13],"systems":[14],"and":[15,71,80,109,121,137],"performance":[16],"enhancement":[17],"electronic":[19],"circuits":[20],"among":[21],"others.":[22],"This":[23],"paper":[24],"discusses":[25],"the":[26,69,77,82,99,102,104,111,143],"implementation":[27],"a":[29,35,91],"rotated":[30],"Lorenz":[31],"chaotic":[32],"system":[33,70],"on":[34,49,124,130],"Field":[36],"Programmable":[37],"Gate":[38],"Array":[39],"(FPGA).":[40],"Unlike":[41],"most":[42],"published":[43],"work,":[44],"we":[45,67,127],"do":[46],"not":[47,122],"rely":[48],"Hardware":[50],"Description":[51],"Language":[52],"(HDL)":[53],"code":[54,60,68],"generated":[55],"from":[56],"MATLAB/SIMULINK":[57],"using":[58,76,118],"general":[59],"conversion":[61],"tools":[62],"like":[63],"HDL":[64,79,120],"coder.":[65],"Instead,":[66],"all":[72],"its":[74],"modules":[75],"Verilog":[78,119],"highlight":[81],"benefits":[83],"taking":[85],"this":[86],"approach":[87],"allowing":[89],"for":[90],"systematic":[92],"design":[93,107],"procedure":[94],"that":[95,116],"tends":[96],"to":[97],"minimize":[98],"complexity":[100],"design,":[103],"number":[105],"errors":[108],"simplifies":[110],"debugging":[112],"process.":[113],"We":[114],"anticipate":[115],"by":[117],"relying":[123],"converters-generated":[125],"code,":[126],"can":[128],"improve":[129],"hardware":[131],"resource":[132],"utilization,":[133],"synthesis":[134],"frequency,":[135],"accuracy,":[136],"throughput.":[138],"The":[139],"platform":[140],"used":[141],"is":[142],"DE2-115":[144],"development":[145],"board":[146],"equipped":[147],"with":[148],"Altera":[149],"Cyclone":[150],"IV":[151],"FPGA":[152],"device.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}