{"id":"https://openalex.org/W2999237528","doi":"https://doi.org/10.1109/apccas47518.2019.8953158","title":"A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery Circuit (BBCDR) in 28-nm CMOS","display_name":"A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery Circuit (BBCDR) in 28-nm CMOS","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2999237528","doi":"https://doi.org/10.1109/apccas47518.2019.8953158","mag":"2999237528"},"language":"en","primary_location":{"id":"doi:10.1109/apccas47518.2019.8953158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas47518.2019.8953158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003457423","display_name":"Xiaoteng Zhao","orcid":"https://orcid.org/0000-0002-9447-8763"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Xiaoteng Zhao","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI and IME/FST-ECE, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME/FST-ECE, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706888","display_name":"Yong Chen","orcid":"https://orcid.org/0000-0002-2794-1324"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yong Chen","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI and IME/FST-ECE, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME/FST-ECE, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI and IME/FST-ECE, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME/FST-ECE, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I203847022","https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003457423"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":0.5961,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69972853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8886417150497437},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7584758400917053},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4195812940597534},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.389452189207077},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3755452036857605},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.24345514178276062},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15567559003829956}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8886417150497437},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7584758400917053},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4195812940597534},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.389452189207077},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3755452036857605},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.24345514178276062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15567559003829956}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas47518.2019.8953158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas47518.2019.8953158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1486651006","https://openalex.org/W1592084739","https://openalex.org/W2000013270","https://openalex.org/W2053135689","https://openalex.org/W2124222653","https://openalex.org/W2132897890","https://openalex.org/W2587136192","https://openalex.org/W2779700767","https://openalex.org/W2908301376","https://openalex.org/W2976485624","https://openalex.org/W6629343128"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2935759653","https://openalex.org/W3105167352","https://openalex.org/W54078636","https://openalex.org/W2954470139","https://openalex.org/W1501425562","https://openalex.org/W2902782467","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"a":[3,41],"trimodal":[4],"(NRZ/PAM-4/PAM-8)":[5],"half-rate":[6],"bang-bang":[7],"clock":[8],"and":[9,18,25,59],"data":[10],"recovery":[11],"(BBCDR)":[12],"circuit":[13,26],"featuring":[14],"single-loop":[15],"phase":[16],"tracking,":[17],"low-power":[19],"techniques":[20],"at":[21,45,60],"both":[22],"the":[23,30,38,77],"architecture":[24],"levels":[27],"to":[28,72],"improve":[29],"overall":[31],"energy":[32],"efficiency.":[33],"Fabricated":[34],"in":[35,48],"28-nm":[36],"CMOS,":[37],"prototype":[39],"achieves":[40],"0.29/0.17/0.14":[42],"pJ/bit":[43],"efficiency":[44],"14.4/28.8/43.2":[46],"Gb/s":[47],"NRZ/PAM-4/PAM-8":[49],"modes,":[50],"respectively.":[51],"The":[52],"integrated":[53],"jitter":[54,67],"is":[55,69],"<;":[56],"0.53":[57],"ps,":[58],"least":[61],"1-UU":[62],"<sub":[63],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[64],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">PP":[65],"</sub>":[66],"tolerance":[68],"achieved":[70],"up":[71],"10":[73],"Mhz":[74],"for":[75],"all":[76],"three":[78],"modes.":[79]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}