{"id":"https://openalex.org/W3000130128","doi":"https://doi.org/10.1109/apccas47518.2019.8953112","title":"Design of Stable Error-Correction Ramp Generators Considering Process and Run-Time Variations","display_name":"Design of Stable Error-Correction Ramp Generators Considering Process and Run-Time Variations","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3000130128","doi":"https://doi.org/10.1109/apccas47518.2019.8953112","mag":"3000130128"},"language":"en","primary_location":{"id":"doi:10.1109/apccas47518.2019.8953112","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas47518.2019.8953112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067731152","display_name":"R. S. Prasobh Sankar","orcid":"https://orcid.org/0000-0002-5907-5897"},"institutions":[{"id":"https://openalex.org/I114845381","display_name":"National Institute of Technology Calicut","ror":"https://ror.org/03yyd7552","country_code":"IN","type":"education","lineage":["https://openalex.org/I114845381"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. S. Prasobh Sankar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Calicut, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Calicut, India","institution_ids":["https://openalex.org/I114845381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067276176","display_name":"L. Asish","orcid":null},"institutions":[{"id":"https://openalex.org/I114845381","display_name":"National Institute of Technology Calicut","ror":"https://ror.org/03yyd7552","country_code":"IN","type":"education","lineage":["https://openalex.org/I114845381"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"L. Asish","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Calicut, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Calicut, India","institution_ids":["https://openalex.org/I114845381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049274520","display_name":"B. Bhuvan","orcid":null},"institutions":[{"id":"https://openalex.org/I114845381","display_name":"National Institute of Technology Calicut","ror":"https://ror.org/03yyd7552","country_code":"IN","type":"education","lineage":["https://openalex.org/I114845381"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Bhuvan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Calicut, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Calicut, India","institution_ids":["https://openalex.org/I114845381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067731152"],"corresponding_institution_ids":["https://openalex.org/I114845381"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.15548513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"260"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.7160214185714722},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.6812421679496765},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6575421094894409},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5784516334533691},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5414048433303833},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.4663977026939392},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4542144536972046},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4358799457550049},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3599182963371277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21788731217384338},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16645538806915283},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.13533437252044678},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13187378644943237},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10532376170158386}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.7160214185714722},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.6812421679496765},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6575421094894409},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5784516334533691},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5414048433303833},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.4663977026939392},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4542144536972046},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4358799457550049},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3599182963371277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21788731217384338},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16645538806915283},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.13533437252044678},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13187378644943237},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10532376170158386},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas47518.2019.8953112","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas47518.2019.8953112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2051989345","https://openalex.org/W2137446533","https://openalex.org/W2145158355","https://openalex.org/W2994921209","https://openalex.org/W6958566098"],"related_works":["https://openalex.org/W631083485","https://openalex.org/W4313452936","https://openalex.org/W2097026685","https://openalex.org/W2480068220","https://openalex.org/W2102542442","https://openalex.org/W1986220761","https://openalex.org/W2070883797","https://openalex.org/W2042495646","https://openalex.org/W4386859288","https://openalex.org/W2169811953"],"abstract_inverted_index":{"High-quality":[0],"ramp":[1,25,34,56,76],"generators":[2,26],"are":[3],"needed":[4],"to":[5,41],"ensure":[6],"error-free":[7],"data":[8],"conversion":[9],"in":[10,63],"slope":[11],"analog-to-digital":[12],"converters.":[13],"This":[14],"work":[15],"presents":[16],"a":[17,45,64],"design":[18],"approach":[19],"that":[20,74],"ensures":[21],"stability":[22],"for":[23],"error-correction":[24,48],"across":[27],"process":[28,81],"corners":[29],"and":[30,44,61,82],"temperature":[31,83],"variations.":[32,84],"The":[33,55,70],"generator":[35,57,77],"employs":[36],"an":[37],"endpoint":[38],"error":[39],"correction":[40],"reduce":[42],"errors":[43],"high":[46],"speed":[47],"is":[49,59],"achieved":[50],"with":[51],"loop":[52],"gain":[53],"optimization.":[54],"circuit":[58],"designed":[60],"simulated":[62],"standard":[65],"180":[66],"nm":[67],"CMOS":[68],"technology.":[69],"simulation":[71],"results":[72],"show":[73],"the":[75],"remains":[78],"stable":[79],"under":[80]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}