{"id":"https://openalex.org/W2910870562","doi":"https://doi.org/10.1109/apccas.2018.8605670","title":"A GALS Design with Opposite-Phase Local Clock Assignment for Power Supply Noise Reduction","display_name":"A GALS Design with Opposite-Phase Local Clock Assignment for Power Supply Noise Reduction","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2910870562","doi":"https://doi.org/10.1109/apccas.2018.8605670","mag":"2910870562"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2018.8605670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038500952","display_name":"Nguy\u1ec5n V\u0103n To\u00e1n","orcid":"https://orcid.org/0000-0001-7879-4179"},"institutions":[{"id":"https://openalex.org/I146824383","display_name":"Hallym University","ror":"https://ror.org/03sbhge02","country_code":"KR","type":"education","lineage":["https://openalex.org/I146824383"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Nguyen Van Toan","raw_affiliation_strings":["E-SoC Lab / Smart Computing Lab, Dept. of Computer Engineering, Hallym University, Chuncheon, Gangwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"E-SoC Lab / Smart Computing Lab, Dept. of Computer Engineering, Hallym University, Chuncheon, Gangwon, South Korea","institution_ids":["https://openalex.org/I146824383"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013043567","display_name":"Dam Minh Tung","orcid":"https://orcid.org/0000-0003-3927-9865"},"institutions":[{"id":"https://openalex.org/I146824383","display_name":"Hallym University","ror":"https://ror.org/03sbhge02","country_code":"KR","type":"education","lineage":["https://openalex.org/I146824383"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dam Minh Tung","raw_affiliation_strings":["E-SoC Lab / Smart Computing Lab, Dept. of Computer Engineering, Hallym University, Chuncheon, Gangwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"E-SoC Lab / Smart Computing Lab, Dept. of Computer Engineering, Hallym University, Chuncheon, Gangwon, South Korea","institution_ids":["https://openalex.org/I146824383"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006775135","display_name":"Jeong\u2010Gun Lee","orcid":"https://orcid.org/0000-0001-6218-4560"},"institutions":[{"id":"https://openalex.org/I146824383","display_name":"Hallym University","ror":"https://ror.org/03sbhge02","country_code":"KR","type":"education","lineage":["https://openalex.org/I146824383"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeong-Gun Lee","raw_affiliation_strings":["E-SoC Lab / Smart Computing Lab, Dept. of Computer Engineering, Hallym University, Chuncheon, Gangwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"E-SoC Lab / Smart Computing Lab, Dept. of Computer Engineering, Hallym University, Chuncheon, Gangwon, South Korea","institution_ids":["https://openalex.org/I146824383"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15900684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"290"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.682110071182251},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6310586929321289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5746737718582153},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5345584154129028},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4815133512020111},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47240322828292847},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47238755226135254},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4673355519771576},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.44198206067085266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3023729920387268},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1475437879562378},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08980002999305725},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.08971202373504639}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.682110071182251},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6310586929321289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5746737718582153},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5345584154129028},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4815133512020111},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47240322828292847},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47238755226135254},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4673355519771576},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.44198206067085266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3023729920387268},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1475437879562378},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08980002999305725},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08971202373504639},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2018.8605670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W346109015","https://openalex.org/W2051712115","https://openalex.org/W2076372605","https://openalex.org/W2087939052","https://openalex.org/W2102664158","https://openalex.org/W2102742603","https://openalex.org/W2117897741","https://openalex.org/W2127645316","https://openalex.org/W2134425298","https://openalex.org/W2155030922","https://openalex.org/W2160823654","https://openalex.org/W4243137183","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2111241003","https://openalex.org/W2584231425","https://openalex.org/W2150611273","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W4254596596"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,65,72],"globally":[4],"asynchronous":[5],"locally":[6,48],"synchronous":[7,49],"(GALS)":[8],"design":[9],"with":[10],"an":[11],"\"opposite-phase\"":[12],"local":[13,44],"clock":[14,35,45],"assignment":[15,46],"to":[16,47],"reduce":[17],"the":[18,23,26,42,51,82,94,97],"power":[19,27],"supply":[20,28,83],"noise.":[21],"With":[22],"GALS":[24,66],"design,":[25],"noise":[29],"can":[30,55],"be":[31,56],"spread":[32],"over":[33],"different":[34],"frequencies":[36],"or":[37],"phases.":[38],"By":[39],"incrementally":[40],"applying":[41],"opposite-phase":[43],"logics,":[50],"simultaneous":[52],"switching":[53],"activities":[54],"more":[57],"distributed":[58],"in":[59,71],"time.":[60],"The":[61],"experimental":[62],"results":[63],"on":[64],"triple-DES":[67],"crypto":[68],"processor":[69],"implemented":[70],"Xilinx":[73],"Spartan-6":[74],"Field":[75],"Programmable":[76],"Gate":[77],"Array":[78],"(FPGA)":[79],"show":[80],"that":[81],"noises":[84],"are":[85],"attenuated":[86],"about":[87],"16.9":[88],"dB":[89,92],"and":[90,96],"10.9":[91],"for":[93],"fundamental":[95],"second":[98],"harmonic,":[99],"respectively.":[100]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}