{"id":"https://openalex.org/W2910652027","doi":"https://doi.org/10.1109/apccas.2018.8605643","title":"CoLPUF : A Novel Configurable LFSR-based PUF","display_name":"CoLPUF : A Novel Configurable LFSR-based PUF","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2910652027","doi":"https://doi.org/10.1109/apccas.2018.8605643","mag":"2910652027"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2018.8605643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010439079","display_name":"B. Srinivasu","orcid":"https://orcid.org/0000-0003-0974-8245"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"B. Srinivasu","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000068237","display_name":"P. Vikramkumar","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"P. Vikramkumar","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101720092","display_name":"Kwok\u2010Yan Lam","orcid":"https://orcid.org/0000-0001-7479-7970"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwok-Yan Lam","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010439079"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":3.0296,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.92275727,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"13","issue":null,"first_page":"358","last_page":"361"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.7208511829376221},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6010535359382629},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.566824197769165},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5624886751174927},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5417810678482056},{"id":"https://openalex.org/keywords/bch-code","display_name":"BCH code","score":0.5346670746803284},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5170703530311584},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4309626817703247},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38265475630760193},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37077146768569946},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.37053054571151733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35304105281829834},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3347325623035431},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2570599615573883},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2564546465873718},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2266615927219391},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.17130517959594727},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15282988548278809}],"concepts":[{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.7208511829376221},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6010535359382629},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.566824197769165},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5624886751174927},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5417810678482056},{"id":"https://openalex.org/C42276685","wikidata":"https://www.wikidata.org/wiki/Q795705","display_name":"BCH code","level":3,"score":0.5346670746803284},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5170703530311584},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4309626817703247},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38265475630760193},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37077146768569946},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.37053054571151733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35304105281829834},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3347325623035431},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2570599615573883},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2564546465873718},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2266615927219391},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.17130517959594727},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15282988548278809},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2018.8605643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W18598421","https://openalex.org/W106627455","https://openalex.org/W1532483809","https://openalex.org/W1607844737","https://openalex.org/W1922829621","https://openalex.org/W1995871244","https://openalex.org/W2000171858","https://openalex.org/W2035220394","https://openalex.org/W2116374153","https://openalex.org/W2123482651","https://openalex.org/W2130351941","https://openalex.org/W2148330234","https://openalex.org/W2151759197","https://openalex.org/W2169212403","https://openalex.org/W2172255798","https://openalex.org/W2570008916","https://openalex.org/W2609040851","https://openalex.org/W2785506110","https://openalex.org/W6600786261","https://openalex.org/W6676995458","https://openalex.org/W6678473589","https://openalex.org/W6684566051"],"related_works":["https://openalex.org/W1991602179","https://openalex.org/W2623444083","https://openalex.org/W75082849","https://openalex.org/W3157572643","https://openalex.org/W2391979783","https://openalex.org/W2375911758","https://openalex.org/W3093740217","https://openalex.org/W3011195299","https://openalex.org/W1984915767","https://openalex.org/W2999612013"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,127],"new":[4],"configurable":[5],"LFSR-based":[6],"PUF":[7,83,86],"is":[8,38,90],"proposed.":[9],"This":[10],"proposed":[11],"design":[12,37,87],"uses":[13],"the":[14,24,28,36,44,47,53,56,70],"LFSR":[15,45,64],"states":[16,62],"to":[17,80],"generate":[18],"different":[19],"control":[20,41],"signals":[21],"for":[22],"selecting":[23],"response":[25,57,125],"bits":[26,113],"from":[27,43],"ring":[29],"oscillator":[30],"frequencies.":[31],"The":[32,72,85,111],"main":[33],"advantage":[34],"of":[35,55,61,63,74,103,106,129],"by":[39,58],"generating":[40],"signal":[42],"with":[46,126],"given":[48],"challenge,":[49],"one":[50],"can":[51,77],"extend":[52],"length":[54],"increasing":[59],"number":[60],"without":[65],"any":[66,81],"corresponding":[67],"increase":[68],"in":[69,101],"hardware.":[71],"concept":[73],"constant-resource":[75],"scalability":[76],"be":[78],"adopted":[79],"delay-based":[82],"design.":[84],"(128-bit":[88],"response)":[89],"tested":[91],"on":[92],"an":[93],"Artix-7":[94],"Nexys":[95],"4":[96],"FPGA":[97],"board":[98],"and":[99,108,121],"results":[100],"uniqueness":[102],"49.2%,":[104],"uniformity":[105],"48.5%":[107],"47.8%":[109],"bit-aliasing.":[110],"noisy":[112],"are":[114],"recovered":[115],"using":[116],"BCH":[117],"error":[118],"correction":[119],"scheme":[120],"we":[122],"obtained":[123],"final":[124],"reliability":[128],"99.99":[130],"%.":[131]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}