{"id":"https://openalex.org/W2909648144","doi":"https://doi.org/10.1109/apccas.2018.8605633","title":"A Chip-Area-Efficient Subthreshold CMOS Voltage Reference with High PSRR Based on Compensated \u0394V&lt;inf&gt;GS&lt;/inf&gt; of NMOS Transistors","display_name":"A Chip-Area-Efficient Subthreshold CMOS Voltage Reference with High PSRR Based on Compensated \u0394V&lt;inf&gt;GS&lt;/inf&gt; of NMOS Transistors","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2909648144","doi":"https://doi.org/10.1109/apccas.2018.8605633","mag":"2909648144"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2018.8605633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050586226","display_name":"Yu Lei","orcid":"https://orcid.org/0000-0001-5350-5334"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yu Lei","raw_affiliation_strings":["Department of EEE, Southern University of Science and Technology (SUSTech), Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of EEE, Southern University of Science and Technology (SUSTech), Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029241233","display_name":"Chenchang Zhan","orcid":"https://orcid.org/0000-0002-4878-4655"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenchang Zhan","raw_affiliation_strings":["Department of EEE, Southern University of Science and Technology (SUSTech), Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of EEE, Southern University of Science and Technology (SUSTech), Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102951214","display_name":"C.I. Huang","orcid":"https://orcid.org/0000-0002-9274-3922"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenyu Huang","raw_affiliation_strings":["Department of EEE, Southern University of Science and Technology (SUSTech), Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of EEE, Southern University of Science and Technology (SUSTech), Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101846204","display_name":"Lidan Wang","orcid":"https://orcid.org/0000-0002-3660-1524"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lidan Wang","raw_affiliation_strings":["Department of EEE, Southern University of Science and Technology (SUSTech), Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Department of EEE, Southern University of Science and Technology (SUSTech), Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050586226"],"corresponding_institution_ids":["https://openalex.org/I3045169105"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16468102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"497","last_page":"500"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8219199180603027},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6715637445449829},{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.6107890605926514},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.572313129901886},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5514132976531982},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.4971978962421417},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.48055556416511536},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41020843386650085},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33636704087257385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3264418840408325},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.23909109830856323},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20097050070762634},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19051581621170044}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8219199180603027},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6715637445449829},{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.6107890605926514},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.572313129901886},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5514132976531982},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.4971978962421417},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.48055556416511536},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41020843386650085},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33636704087257385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3264418840408325},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.23909109830856323},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20097050070762634},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19051581621170044}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2018.8605633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W126702502","https://openalex.org/W1992889283","https://openalex.org/W2047344047","https://openalex.org/W2092954710","https://openalex.org/W2098227045","https://openalex.org/W2100518195","https://openalex.org/W2141911137","https://openalex.org/W2146031070","https://openalex.org/W2531094437","https://openalex.org/W2592861018","https://openalex.org/W2730030607","https://openalex.org/W2753855527","https://openalex.org/W2763753390","https://openalex.org/W2763794291","https://openalex.org/W2806976375","https://openalex.org/W4239489051","https://openalex.org/W6734354735"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2730314563","https://openalex.org/W2058541779","https://openalex.org/W2918058197"],"abstract_inverted_index":{"A":[0,123],"chip-area-efficient":[1],"subthreshold":[2],"CMOS":[3,132],"voltage":[4],"reference":[5],"(CVR)":[6],"with":[7,120,145],"low":[8,112],"power":[9,13,113,179],"consumption":[10,180],"and":[11,60,88,106,114,186],"high":[12,121],"supply":[14],"ripple":[15],"rejection":[16],"(PSRR)":[17],"based":[18],"on":[19],"compensated":[20],"\u0394V":[21,34,80],"<sub":[22,35,41,81,93],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[23,36,42,82,94,194],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">GS</sub>":[24,37,83],"of":[25,38,137,149],"NMOS":[26,44,87],"transistors":[27,45],"is":[28,46,72,126,140,163,168,181,190],"proposed":[29],"in":[30,102,128],"this":[31],"paper.":[32],"The":[33,159,165,178],"two":[39,98],"different-V":[40],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sub>":[43],"designed":[47],"to":[48,75,84,154,175],"achieve":[49],"zero":[50],"temperature":[51,62,157],"coefficient":[52],"(TC)":[53],"by":[54],"compensating":[55],"its":[56],"complementary":[57],"-to-absolute-temperature":[58],"(CTAT)":[59],"proportional-to-absolute-":[61],"(PTAT)":[63],"components.":[64],"An":[65,134],"error":[66],"amplifier":[67],"driving":[68],"a":[69,85,129,146],"current":[70],"mirror":[71],"then":[73],"used":[74],"duplicate":[76],"the":[77,90,103,187],"generated":[78],"zero-TC":[79],"diode-connected":[86],"provide":[89],"low-TC":[91],"V":[92],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">REF</sub>":[95],".":[96,196],"Only":[97],"branches":[99],"are":[100,109,118],"needed":[101],"core":[104],"part":[105],"no":[107],"resistors":[108],"used.":[110],"Consequently,":[111],"small":[115,183],"area":[116,189],"consumptions":[117],"achieved":[119],"PSRR.":[122],"prototype":[124],"design":[125],"fabricated":[127],"standard":[130,147],"0.18-\u03bcm":[131],"process.":[133],"average":[135],"TC":[136],"27.26":[138],"ppm/\u00b0C":[139,151],"measured":[141,160,166],"across":[142],"6":[143],"dies":[144],"derivation":[148],"16.40":[150],"over":[152],"-40":[153],"80":[155],"\u00b0C":[156],"range.":[158],"line":[161],"sensitivity":[162],"0.12%/V.":[164],"PSRR":[167],"better":[169],"than":[170],"-62.7dB":[171],"from":[172],"10":[173,176],"kHz":[174],"MHz.":[177],"as":[182,184],"17.3nW":[185],"chip":[188],"only":[191],"0.0244mm":[192],"<sup":[193],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[195]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}