{"id":"https://openalex.org/W2908689851","doi":"https://doi.org/10.1109/apccas.2018.8605612","title":"A Circuit Implementation Method for Memristor Crossbar with On-chip Training","display_name":"A Circuit Implementation Method for Memristor Crossbar with On-chip Training","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2908689851","doi":"https://doi.org/10.1109/apccas.2018.8605612","mag":"2908689851"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2018.8605612","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605612","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010942755","display_name":"Yonglei Zhao","orcid":"https://orcid.org/0000-0003-4077-8477"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yonglei Zhao","raw_affiliation_strings":["Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072810436","display_name":"Guoyong Shi","orcid":"https://orcid.org/0000-0002-8655-3487"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoyong Shi","raw_affiliation_strings":["Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010942755"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.51524119,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"453","issue":null,"first_page":"451","last_page":"454"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8670049905776978},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.7679958343505859},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7549790143966675},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7070725560188293},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.6436519622802734},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5882954001426697},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5445882678031921},{"id":"https://openalex.org/keywords/perceptron","display_name":"Perceptron","score":0.49867844581604004},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41308772563934326},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3538846969604492},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3418864905834198},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33856070041656494},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24575507640838623},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23318448662757874},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23243772983551025},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.19457325339317322},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14447587728500366},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11095020174980164}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8670049905776978},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7679958343505859},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7549790143966675},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7070725560188293},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.6436519622802734},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5882954001426697},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5445882678031921},{"id":"https://openalex.org/C60908668","wikidata":"https://www.wikidata.org/wiki/Q690207","display_name":"Perceptron","level":3,"score":0.49867844581604004},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41308772563934326},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3538846969604492},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3418864905834198},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33856070041656494},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24575507640838623},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23318448662757874},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23243772983551025},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.19457325339317322},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14447587728500366},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11095020174980164},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2018.8605612","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605612","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1542981317","https://openalex.org/W2016922062","https://openalex.org/W2080451019","https://openalex.org/W2094621017","https://openalex.org/W2112181056","https://openalex.org/W2155954834","https://openalex.org/W2162651880","https://openalex.org/W2562554684","https://openalex.org/W2623410569","https://openalex.org/W2782716747","https://openalex.org/W2802549914","https://openalex.org/W2919115771","https://openalex.org/W2964124294"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2171130799","https://openalex.org/W2015477599","https://openalex.org/W3164474614","https://openalex.org/W4253441086","https://openalex.org/W2548135880","https://openalex.org/W2516929886","https://openalex.org/W3177379469","https://openalex.org/W2005875039","https://openalex.org/W2942778963"],"abstract_inverted_index":{"This":[0],"paper":[1],"studies":[2],"circuit":[3,20,39],"realization":[4],"of":[5,30,57],"artificial":[6],"neural":[7],"network":[8],"(ANN)":[9],"implemented":[10],"in":[11],"a":[12,53],"memristor":[13,25],"crossbar.":[14],"We":[15],"propose":[16],"an":[17,23],"on-chip":[18],"training":[19],"by":[21],"adding":[22],"extra":[24],"column":[26],"for":[27],"the":[28,37,62,75],"storage":[29],"negative":[31],"gradient.":[32],"With":[33],"proper":[34],"control":[35],"circuit,":[36],"proposed":[38,63],"can":[40],"perform":[41],"both":[42],"backward":[43],"and":[44],"forward":[45],"signal":[46],"propagations.":[47],"For":[48],"demonstrate":[49],"we":[50,71],"have":[51],"written":[52],"Verilog-AMS":[54],"based":[55],"implementation":[56],"multi-layer":[58],"perceptron":[59],"to":[60,67],"validate":[61],"design.":[64],"In":[65],"addition":[66],"reporting":[68],"simulation":[69,77],"results,":[70],"also":[72],"point":[73],"out":[74],"AMS-based":[76],"bottleneck":[78],"that":[79],"requires":[80],"further":[81],"investigation.":[82]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}