{"id":"https://openalex.org/W2909593254","doi":"https://doi.org/10.1109/apccas.2018.8605609","title":"A Novel Low Voltage DCVSL Circuit Design based on Wilson Current Mirror","display_name":"A Novel Low Voltage DCVSL Circuit Design based on Wilson Current Mirror","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2909593254","doi":"https://doi.org/10.1109/apccas.2018.8605609","mag":"2909593254"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2018.8605609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032253393","display_name":"Ge Weiwei","orcid":null},"institutions":[{"id":"https://openalex.org/I163340411","display_name":"Hohai University","ror":"https://ror.org/01wd4xt90","country_code":"CN","type":"education","lineage":["https://openalex.org/I163340411"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwei Ge","raw_affiliation_strings":["College of Internet of Tings Engineering, Hohai University, Chang Zhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Internet of Tings Engineering, Hohai University, Chang Zhou, China","institution_ids":["https://openalex.org/I163340411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025993580","display_name":"Lijuan Han","orcid":null},"institutions":[{"id":"https://openalex.org/I163340411","display_name":"Hohai University","ror":"https://ror.org/01wd4xt90","country_code":"CN","type":"education","lineage":["https://openalex.org/I163340411"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lijuan Han","raw_affiliation_strings":["College of Internet of Tings Engineering, Hohai University, Chang Zhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Internet of Tings Engineering, Hohai University, Chang Zhou, China","institution_ids":["https://openalex.org/I163340411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051407732","display_name":"Yuan Cao","orcid":"https://orcid.org/0000-0001-5227-2241"},"institutions":[{"id":"https://openalex.org/I163340411","display_name":"Hohai University","ror":"https://ror.org/01wd4xt90","country_code":"CN","type":"education","lineage":["https://openalex.org/I163340411"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Cao","raw_affiliation_strings":["College of Internet of Tings Engineering, Hohai University, Chang Zhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Internet of Tings Engineering, Hohai University, Chang Zhou, China","institution_ids":["https://openalex.org/I163340411"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035510566","display_name":"Enyi Yao","orcid":"https://orcid.org/0000-0002-0019-2263"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Enyi Yao","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065818226","display_name":"Xiaojin Zhao","orcid":"https://orcid.org/0000-0002-9965-3516"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojin Zhao","raw_affiliation_strings":["College of Electronic Science and Technology, Shenzhen University, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electronic Science and Technology, Shenzhen University, Shenzhen, China","institution_ids":["https://openalex.org/I180726961"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"295","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7616894841194153},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6774935722351074},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6691693663597107},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5904510617256165},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5578662157058716},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.5453616380691528},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5451561212539673},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.5005340576171875},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4992241859436035},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.491356760263443},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.47975337505340576},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.4637954831123352},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.455655574798584},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.45162078738212585},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.4355350434780121},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4112223982810974},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4078938961029053},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.39619365334510803},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2904409170150757},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2586056590080261},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.23321160674095154}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7616894841194153},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6774935722351074},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6691693663597107},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5904510617256165},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5578662157058716},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.5453616380691528},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5451561212539673},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.5005340576171875},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4992241859436035},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.491356760263443},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.47975337505340576},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.4637954831123352},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.455655574798584},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.45162078738212585},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.4355350434780121},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4112223982810974},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4078938961029053},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.39619365334510803},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2904409170150757},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2586056590080261},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.23321160674095154}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2018.8605609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1515407580","https://openalex.org/W1965484872","https://openalex.org/W2000260960","https://openalex.org/W2121219717","https://openalex.org/W2152583886","https://openalex.org/W2798680740","https://openalex.org/W6677841484"],"related_works":["https://openalex.org/W188762367","https://openalex.org/W4252993849","https://openalex.org/W1017999001","https://openalex.org/W4361799621","https://openalex.org/W4247150897","https://openalex.org/W4246304997","https://openalex.org/W2152527810","https://openalex.org/W4206172345","https://openalex.org/W1789158442","https://openalex.org/W4212898802"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"new":[4],"Differential":[5],"Cascode":[6],"Voltage":[7],"Switch":[8],"Logic":[9],"(DCVSL)":[10],"design":[11,18,58,84],"method":[12],"which":[13,53],"combines":[14],"the":[15,30,57,59,78,101,124],"differential":[16],"logic":[17,61,69],"style":[19],"with":[20,37,49,67],"an":[21],"analog":[22],"current":[23],"mirror.":[24],"Compared":[25],"to":[26,76,123],"conventional":[27,68,128],"DCVSL":[28],"circuits,":[29],"proposed":[31,44,83],"circuits":[32,45],"have":[33],"significant":[34],"performance":[35,120],"improvements":[36],"reduced":[38],"switching":[39],"latency.":[40],"More":[41],"importantly,":[42],"our":[43,82],"can":[46],"successfully":[47],"operate":[48],"low":[50],"voltage":[51],"supply,":[52],"is":[54,104,116],"verified":[55],"by":[56],"basic":[60],"gates.":[62],"We":[63],"provide":[64],"comparison":[65],"results":[66],"gates":[70],"including":[71],"AND/NAND,":[72,107],"OR/NOR":[73,108],"and":[74,91,110,118],"XOR/NXOR":[75,113],"demonstrate":[77],"advantages":[79],"of":[80,87,127],"using":[81],"in":[85],"terms":[86],"latency,":[88],"power":[89],"dissipation":[90],"area.":[92],"With":[93],"1V":[94],"supply":[95],"voltage,":[96],"4ns":[97],"signal":[98],"period":[99],"(250MHz),":[100],"simulated":[102],"PDP":[103],"7.86aWs":[105],"for":[106,112],"gates,":[109],"9.84aWs":[111],"gate,":[114],"that":[115],"51.67%":[117],"24.31%":[119],"improvement":[121],"compared":[122],"best":[125],"case":[126],"circuits.":[129]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}