{"id":"https://openalex.org/W2910846248","doi":"https://doi.org/10.1109/apccas.2018.8605573","title":"MAMI: Majority and Multi-Input Logic on Memristive Crossbar Array","display_name":"MAMI: Majority and Multi-Input Logic on Memristive Crossbar Array","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2910846248","doi":"https://doi.org/10.1109/apccas.2018.8605573","mag":"2910846248"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2018.8605573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605573","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074456876","display_name":"Debjyoti Bhattacharjee","orcid":"https://orcid.org/0000-0001-6561-8934"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Debjyoti Bhattacharjee","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103912211","display_name":"Arko Dutt","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Arko Dutt","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074456876"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.1304,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52296406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"435","last_page":"438"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9124528765678406},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8982778787612915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7264773845672607},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6229733228683472},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6004970073699951},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47798508405685425},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4602472186088562},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43493399024009705},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.43491244316101074},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.42991572618484497},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4295976161956787},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34708550572395325},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.268476665019989},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1926206350326538},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1408940553665161},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13071781396865845},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12000143527984619},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.08595532178878784}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9124528765678406},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8982778787612915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7264773845672607},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6229733228683472},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6004970073699951},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47798508405685425},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4602472186088562},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43493399024009705},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.43491244316101074},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.42991572618484497},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4295976161956787},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34708550572395325},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.268476665019989},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1926206350326538},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1408940553665161},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13071781396865845},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12000143527984619},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.08595532178878784},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2018.8605573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605573","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1776822698","https://openalex.org/W1966026623","https://openalex.org/W1977492474","https://openalex.org/W2004782555","https://openalex.org/W2036687738","https://openalex.org/W2064756415","https://openalex.org/W2068422506","https://openalex.org/W2074357625","https://openalex.org/W2081729575","https://openalex.org/W2608111952","https://openalex.org/W2612905056","https://openalex.org/W2613051255"],"related_works":["https://openalex.org/W1872623660","https://openalex.org/W3207218810","https://openalex.org/W4292697011","https://openalex.org/W3212508523","https://openalex.org/W1995352804","https://openalex.org/W4386475142","https://openalex.org/W2909534142","https://openalex.org/W2793181810","https://openalex.org/W4367187682","https://openalex.org/W2891417865"],"abstract_inverted_index":{"Memristive":[0],"devices":[1,111],"offer":[2],"non-volatile":[3],"storage":[4],"capabilities,":[5],"along":[6],"with":[7,31,63,92],"in-memory":[8],"computation":[9],"capabilities.":[10],"Large":[11],"scale":[12],"passive":[13],"crossbar":[14,145],"arrays":[15,46],"can":[16],"be":[17],"enabled":[18],"by":[19,23],"avoiding":[20],"parasitic":[21],"paths":[22],"means":[24],"of":[25,49,57,108,114,121],"a":[26,32,132],"select":[27],"device":[28,35,54,125],"in":[29,83,112],"series":[30],"resistive":[33],"switching":[34],"(1S1R).":[36],"In":[37,67],"this":[38],"work,":[39],"we":[40,77,117],"utilize":[41],"1S1R":[42],"Resistive":[43],"RAM":[44],"(ReRAM)":[45],"for":[47,73,140],"realization":[48],"logic-in-memory":[50],"operations,":[51],"where":[52],"each":[53],"is":[55,129],"capable":[56],"performing":[58],"the":[59,70,74,84,106,109,119,138,149],"Boolean":[60],"Majority":[61,151],"operation":[62,82],"an":[64,98],"input":[65,96],"inverted.":[66],"contrast":[68],"to":[69,148],"prior":[71],"works,":[72],"first":[75],"time,":[76],"enable":[78],"memristor-aided":[79],"n-input":[80],"OR":[81],"same":[85],"memristive":[86,144,156],"array":[87],"-":[88],"some":[89],"memristors":[90],"initialized":[91],"data":[93],"act":[94],"as":[95,102],"and":[97,124,142],"additional":[99],"memristor":[100],"acts":[101],"output.":[103],"By":[104],"extending":[105],"reach":[107],"underlying":[110],"terms":[113],"logic":[115],"primitives,":[116],"boost":[118],"optimization":[120],"logical":[122],"depth":[123],"count.":[126],"This":[127,136],"improvement":[128],"demonstrated":[130],"through":[131],"representative":[133],"case":[134],"study.":[135],"paves":[137],"way":[139],"new":[141],"improved":[143],"designs,":[146],"compared":[147],"state-of-the-art":[150],"only":[152,155],"or":[153],"NOR":[154],"approaches.":[157]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}