{"id":"https://openalex.org/W2908863539","doi":"https://doi.org/10.1109/apccas.2018.8605568","title":"An 11b 80MS/s SAR ADC With Speed-Enhanced SAR Logic and High-Linearity CDAC","display_name":"An 11b 80MS/s SAR ADC With Speed-Enhanced SAR Logic and High-Linearity CDAC","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2908863539","doi":"https://doi.org/10.1109/apccas.2018.8605568","mag":"2908863539"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2018.8605568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028059173","display_name":"Yuefeng Cao","orcid":"https://orcid.org/0000-0003-1000-9079"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuefeng Cao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101867100","display_name":"Yongzhen Chen","orcid":"https://orcid.org/0000-0002-1018-6289"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongzhen Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022489940","display_name":"Zhekan Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhekan Ni","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5028059173"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.6537,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.68146564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.9346718788146973},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8456536531448364},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6222048997879028},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6102057695388794},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5829012393951416},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5624586343765259},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.510606586933136},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.45564067363739014},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38895025849342346},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3571001887321472},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32902634143829346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27096110582351685},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2368420660495758},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11849096417427063}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.9346718788146973},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8456536531448364},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6222048997879028},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6102057695388794},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5829012393951416},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5624586343765259},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.510606586933136},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.45564067363739014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38895025849342346},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3571001887321472},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32902634143829346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27096110582351685},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2368420660495758},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11849096417427063},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2018.8605568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1976807891","https://openalex.org/W2006547538","https://openalex.org/W2020119573","https://openalex.org/W2093400426","https://openalex.org/W2125521827","https://openalex.org/W2140823559","https://openalex.org/W2290076986","https://openalex.org/W2464663646","https://openalex.org/W2531986428","https://openalex.org/W2564345649","https://openalex.org/W2586339360"],"related_works":["https://openalex.org/W2904640696","https://openalex.org/W2348740411","https://openalex.org/W2752640128","https://openalex.org/W2051563071","https://openalex.org/W1966596465","https://openalex.org/W2783221760","https://openalex.org/W2997894768","https://openalex.org/W2568520569","https://openalex.org/W2345299457","https://openalex.org/W2418527074"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"11b":[4],"80MS/s":[5],"successive":[6],"approximation":[7],"register":[8],"(SAR)":[9],"analog-to-digital":[10],"converter":[11,34],"(ADC)":[12],"in":[13,56],"65nm":[14],"CMOS":[15],"with":[16,48],"a":[17],"speed-enhanced":[18],"control":[19],"logic.":[20],"The":[21,93],"accelerated":[22],"SAR":[23],"logic":[24],"leads":[25],"to":[26],"more":[27],"settling":[28],"time":[29],"of":[30,80],"the":[31,60,63,76],"capacitive":[32],"digital-to-analog":[33],"(CDAC)":[35],"and":[36,69,83,88],"reduces":[37],"decoupling":[38],"capacitance":[39,52],"area.":[40],"A":[41],"high-linearity":[42],"CDAC":[43],"using":[44],"custom-designed":[45],"unit":[46],"capacitor":[47],"small":[49,66],"interconnection":[50],"parasitic":[51],"is":[53],"also":[54],"adopted":[55],"this":[57],"design.":[58],"With":[59],"two":[61],"techniques,":[62],"ADC":[64,77,94],"achieves":[65,78],"die":[67],"area":[68],"good":[70],"linearity.":[71],"Measurement":[72],"results":[73],"show":[74],"that":[75],"SNDR/SFDR":[79],"60.50/80.93":[81],"dB":[82,85],"55.81/76.10":[84],"at":[86],"low":[87],"Nyquist":[89],"input":[90],"frequency":[91],"respectively.":[92],"core":[95],"consume":[96],"s":[97],"1.41":[98],"mW":[99],"from":[100],"1.2V":[101],"supply,":[102],"translating":[103],"into":[104],"20.36":[105],"fJ/conversion-step.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}