{"id":"https://openalex.org/W2910098430","doi":"https://doi.org/10.1109/apccas.2018.8605563","title":"A Bandwidth-Tracking Self-Biased 5-to-2800 MHz Low-Jitter Clock Generator in 55nm CMOS","display_name":"A Bandwidth-Tracking Self-Biased 5-to-2800 MHz Low-Jitter Clock Generator in 55nm CMOS","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2910098430","doi":"https://doi.org/10.1109/apccas.2018.8605563","mag":"2910098430"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2018.8605563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019512097","display_name":"Naizao Zhong","orcid":null},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Naizao Zhong","raw_affiliation_strings":["Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050153851","display_name":"Runxi Zhang","orcid":"https://orcid.org/0000-0002-1459-5362"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runxi Zhang","raw_affiliation_strings":["Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112629360","display_name":"Chunqi Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunqi Shi","raw_affiliation_strings":["Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055499741","display_name":"Jinghong Chen","orcid":"https://orcid.org/0000-0001-6819-4858"},"institutions":[{"id":"https://openalex.org/I44461941","display_name":"University of Houston","ror":"https://ror.org/048sx0r50","country_code":"US","type":"education","lineage":["https://openalex.org/I44461941"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinghong Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Houston, Houston, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Houston, Houston, Texas, USA","institution_ids":["https://openalex.org/I44461941"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2619,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.60190891,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8542826175689697},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8459623456001282},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7561358213424683},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7251136302947998},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6780270338058472},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6413593888282776},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5756874680519104},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.5739333033561707},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5532422661781311},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.542621374130249},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5275570750236511},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5026390552520752},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4472999572753906},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.43694883584976196},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3855104446411133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3053865432739258},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29511624574661255},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2381775975227356},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15056055784225464},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0716809332370758}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8542826175689697},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8459623456001282},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7561358213424683},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7251136302947998},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6780270338058472},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6413593888282776},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5756874680519104},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.5739333033561707},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5532422661781311},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.542621374130249},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5275570750236511},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5026390552520752},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4472999572753906},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.43694883584976196},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3855104446411133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3053865432739258},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29511624574661255},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2381775975227356},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15056055784225464},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0716809332370758},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2018.8605563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2018.8605563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2066100939","https://openalex.org/W2114953806","https://openalex.org/W2117349646","https://openalex.org/W2139625690","https://openalex.org/W2290542676","https://openalex.org/W2292253786","https://openalex.org/W2566268240","https://openalex.org/W2771483960","https://openalex.org/W2792720348"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2061664740","https://openalex.org/W2540766993","https://openalex.org/W4242529045","https://openalex.org/W2911266525","https://openalex.org/W2086169776","https://openalex.org/W2017334866","https://openalex.org/W2100673396","https://openalex.org/W1970939492","https://openalex.org/W2022376709"],"abstract_inverted_index":{"This":[0,60],"paper":[1],"presents":[2],"a":[3,14,21,106,113,144,152],"bandwidth-tracking":[4],"wideband":[5],"and":[6,38,46,74,84,122,151,162],"low-jitter":[7],"clock":[8],"generator":[9],"(CLG)":[10],"circuit":[11,104],"designed":[12,48],"in":[13,53],"55":[15],"nm":[16],"CMOS":[17],"technology.":[18],"Based":[19],"on":[20],"self-biased":[22],"phase-locked":[23],"loop":[24,64],"(PLL)":[25],"structure,":[26],"bias":[27],"currents":[28],"of":[29,88,116,126,148,155],"the":[30,34,39,56,62,68,78,80,85,89,98,141],"charge":[31],"pump":[32],"(CP),":[33],"voltage-controlled":[35],"oscillator":[36],"(VCO)":[37],"differential-to-singled-ended":[40],"(DTS)":[41],"converter":[42],"are":[43,47],"synergetically":[44],"generated":[45],"to":[49,66,96],"be":[50,93],"proportionally":[51],"scaled":[52],"accordance":[54],"with":[55],"PLL":[57,63,90,99,142],"output":[58,136],"frequency.":[59,137],"allows":[61],"bandwidth":[65],"track":[67],"input":[69,81],"reference":[70,82],"frequency":[71,83,109],"for":[72],"robust":[73],"stable":[75],"operation.":[76],"With":[77],"technique,":[79],"divider":[86],"ratio":[87],"can":[91],"also":[92],"jointly":[94],"adjusted":[95],"optimize":[97],"jitter":[100,147],"performance.":[101],"The":[102],"CLG":[103],"covers":[105],"5-to-2800":[107],"MHz":[108,160,167],"range":[110],"while":[111],"occupying":[112],"core":[114],"area":[115],"0.0621":[117],"mm":[118],"<sup":[119],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[121],"dissipating":[123],"11.04":[124],"mW":[125],"power":[127,131],"from":[128],"1.2":[129],"V":[130],"supply":[132],"at":[133,158,165],"1":[134,139,159],"GHz":[135],"At":[138],"GHz,":[140],"has":[143],"measured":[145],"RMS":[146],"1.53":[149],"pS":[150],"phase":[153],"noise":[154],"-91.82":[156],"dBc/Hz":[157,164],"offset":[161],"-112.4":[163],"10":[166],"offset,":[168],"respectively.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}