{"id":"https://openalex.org/W2573130197","doi":"https://doi.org/10.1109/apccas.2016.7804083","title":"DeAr: A framework for power-efficient and flexible embedded digital signal processor design","display_name":"DeAr: A framework for power-efficient and flexible embedded digital signal processor design","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2573130197","doi":"https://doi.org/10.1109/apccas.2016.7804083","mag":"2573130197"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2016.7804083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038576395","display_name":"Chi\u2010Ming Lee","orcid":"https://orcid.org/0000-0002-1075-5787"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chi-Ming Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084127445","display_name":"Yong-Jyun Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yong-Jyun Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100642145","display_name":"Chih\u2010Wei Liu","orcid":"https://orcid.org/0000-0002-3006-9856"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wei Liu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110705417","display_name":"Yarsun Hsu","orcid":"https://orcid.org/0009-0006-5434-6498"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yarsun Hsu","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038576395"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16419033,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"1","issue":null,"first_page":"658","last_page":"661"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8579374551773071},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8123674392700195},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7650868892669678},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7511158585548401},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6511393189430237},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5407611727714539},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5279375910758972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5216988921165466},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.49910497665405273},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46355003118515015},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4605739116668701},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.3916272521018982},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37133145332336426},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3462103307247162},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14590460062026978}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8579374551773071},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8123674392700195},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7650868892669678},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7511158585548401},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6511393189430237},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5407611727714539},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5279375910758972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5216988921165466},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.49910497665405273},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46355003118515015},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4605739116668701},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.3916272521018982},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37133145332336426},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3462103307247162},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14590460062026978},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2016.7804083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2016.7804083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1494658332","https://openalex.org/W1963677989","https://openalex.org/W1973514642","https://openalex.org/W2002257715","https://openalex.org/W2075221924","https://openalex.org/W2098432798","https://openalex.org/W2122247322","https://openalex.org/W2148051985","https://openalex.org/W2170840568","https://openalex.org/W6629353858","https://openalex.org/W6674995601","https://openalex.org/W6678185044","https://openalex.org/W6682005402"],"related_works":["https://openalex.org/W2059502833","https://openalex.org/W2097051108","https://openalex.org/W2581286023","https://openalex.org/W2054117411","https://openalex.org/W2115178757","https://openalex.org/W4253933660","https://openalex.org/W3148322066","https://openalex.org/W2123715095","https://openalex.org/W4236818014","https://openalex.org/W1963677989"],"abstract_inverted_index":{"The":[0],"evolution":[1],"of":[2,9,96,105,111],"wireless":[3],"communication":[4],"protocols":[5],"drives":[6],"the":[7,65,82,94],"quest":[8],"power-efficient":[10],"and":[11,22,37,59,90,103,109,116],"flexible":[12,91],"computing":[13],"for":[14],"embedded":[15],"DSPs,":[16],"but":[17],"popular":[18],"architectures,":[19],"very-long-instruction-word":[20],"(VLIW)":[21],"application-specific":[23],"instruction":[24],"set":[25],"processor":[26],"(ASIP),":[27],"serve":[28],"as":[29],"opposite":[30],"extreme":[31],"cases":[32],"in":[33,69],"regard":[34],"to":[35,85],"power-efficiency":[36],"flexibility.":[38],"To":[39],"this":[40],"end,":[41],"we":[42],"present":[43],"DeAr:":[44],"Dual-thread":[45],"Architecture":[46],"DSP,":[47],"which":[48,80],"manipulates":[49],"a":[50,60,76],"multi-banked":[51],"register":[52],"file":[53],"that":[54,63],"enables":[55],"simultaneous":[56],"multi-threading":[57],"(SMT),":[58],"transport-triggered":[61],"bus":[62],"exploits":[64],"data":[66],"forwarding":[67],"mechanism":[68],"its":[70],"compact":[71,83],"datapath.":[72],"We":[73],"also":[74],"propose":[75],"novel":[77],"scheduling":[78],"algorithm":[79],"leverages":[81],"hardware":[84],"achieve":[86],"both":[87],"high":[88],"throughput":[89],"computation.":[92],"In":[93],"experiment":[95],"common":[97],"DSP":[98],"kernels,":[99],"DeAr":[100],"saves":[101],"20.3%-13.1%":[102],"31.8%-2.2%":[104],"power":[106],"dissipation,":[107],"36.1%-31.5%":[108],"28.2%-5.7%":[110],"area,":[112],"compared":[113],"with":[114],"VLIW":[115],"ASIP":[117],"respectively.":[118]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}